參數(shù)資料
型號: HYB25D512160BE-5
廠商: INFINEON TECHNOLOGIES AG
英文描述: 512Mbit Double Data Rate SDRAM
中文描述: 512MB的雙倍數(shù)據(jù)速率SDRAM
文件頁數(shù): 57/90頁
文件大?。?/td> 3191K
代理商: HYB25D512160BE-5
Data Sheet
57
Rev. 1.2, 2004-06
HYB25D512[40/16/80]0B[E/F/C/T]
512Mbit Double Data Rate SDRAM
Functional Description
3) Current state definitions:
Idle: The bank has been precharged, and
t
RP
has been met.
Row Active: A row in the bank has been activated, and
t
RCD
has been met. No data bursts/accesses and no register
accesses are in progress.
Read: A Read burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.
Write: A Write burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.
4) The following states must not be interrupted by a command issued to the same bank.
Pre charging: Starts with registration of a Precharge command and ends when
t
RP
is met. Once
t
RP
is met, the bank is in
the idle state.
Row Activating: Starts with registration of an Active command and ends when
t
RCD
is met. Once
t
RCD
is met, the bank is in
the “row active” state.
Read w/Auto Precharge Enabled: Starts with registration of a Read command with Auto Precharge enabled and ends when
t
RP
has been met. Once
t
RP
is met, the bank is in the idle state.
Write w/Auto Precharge Enabled: Starts with registration of a Write command with Auto Precharge enabled and ends when
t
RP
has been met. Once
t
RP
is met, the bank is in the idle state.
Deselect or NOP commands, or allowable commands to the other bank should be issued on any clock edge occurring
during these states. Allowable commands to the other bank are determined by its current state and according to
Table 12
.
5) The following states must not be interrupted by any executable command; Deselect or NOP commands must be applied
on each positive clock edge during these states.
Refreshing: Starts with registration of an Auto Refresh command and ends when
t
RFC
is met. Once
t
RFC
is met, the DDR
SDRAM is in the “all banks idle” state.
Accessing Mode Register: Starts with registration of a Mode Register Set command and ends when
t
MRD
has been met.
Once
t
MRD
is met, the DDR SDRAM is in the “all banks idle” state.
Pre charging All: Starts with registration of a Precharge All command and ends when
t
RP
is met. Once
t
RP
is met, all banks
is in the idle state.
6) All states and sequences not shown are illegal or reserved.
7) Not bank-specific; requires that all banks are idle.
8) Reads or Writes listed in the Command/Action column include Reads or Writes with Auto Precharge enabled and Reads
or Writes with Auto Precharge disabled.
9) May or may not be bank-specific; if all/any banks are to be precharged, all/any must be in a valid state for pre charging.
10) Not bank-specific; BURST TERMINATE affects the most recent Read burst, regardless of bank.
11) Requires appropriate DM masking.
相關PDF資料
PDF描述
HYB25D512400BE-6 512Mbit Double Data Rate SDRAM
HYB25D512800BE-6 512Mbit Double Data Rate SDRAM
HYB25D512160BE-6 512Mbit Double Data Rate SDRAM
HYB25D512400BE-7 512Mbit Double Data Rate SDRAM
HYB25D512160TE-3 122 x 32 pixel format, LED Backlight available
相關代理商/技術參數(shù)
參數(shù)描述
HYB25D512400BR-7 制造商:Infineon Technologies AG 功能描述:128M X 4 DDR DRAM MODULE, P66 Pin Plastic SMT
HYB25D512400CE-5 制造商:Infineon Technologies AG 功能描述:
HYB25D512800CE-5 功能描述:IC DDR SDRAM 512MBIT 66TSOP RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:- 標準包裝:60 系列:- 格式 - 存儲器:EEPROMs - 串行 存儲器類型:EEPROM 存儲容量:16K (2K x 8) 速度:2MHz 接口:SPI 3 線串行 電源電壓:2.5 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-DIP(0.300",7.62mm) 供應商設備封裝:8-PDIP 包裝:管件 產(chǎn)品目錄頁面:1449 (CN2011-ZH PDF)
HYB25D512800CE-6 功能描述:IC DDR SDRAM 512MBIT 66TSOP RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:- 標準包裝:60 系列:- 格式 - 存儲器:EEPROMs - 串行 存儲器類型:EEPROM 存儲容量:16K (2K x 8) 速度:2MHz 接口:SPI 3 線串行 電源電壓:2.5 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-DIP(0.300",7.62mm) 供應商設備封裝:8-PDIP 包裝:管件 產(chǎn)品目錄頁面:1449 (CN2011-ZH PDF)
HYB25DC512160CE-5 制造商:Infineon Technologies AG 功能描述: 制造商:QIMONDA 功能描述: