- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄370785 > HYB 25M144180C (SIEMENS AG) 144-MBit Direct RDRAM(144 M位直接RDRAM) PDF資料下載
參數(shù)資料
| 型號(hào)： | HYB 25M144180C |
| 廠(chǎng)商： | SIEMENS AG |
| 英文描述： | 144-MBit Direct RDRAM(144 M位直接RDRAM) |
| 中文描述： | 144兆位的直接的RDRAM（144米位直接的RDRAM） |
| 文件頁(yè)數(shù)： | 7/93頁(yè) |
| 文件大?。?/td> | 919K |
| 代理商： | HYB 25M144180C |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)當(dāng)前第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)
Data Book
7
2.00
Direct RDRAM
128/144-MBit (256K
×
16/18
×
32s)
RD Command
: The RD (read) command causes one of the 64 dualocts of one of the sense amps
to be transmitted on the DQA/DQB pins of the Channel.
WR Command
: The WR (write) command causes a dualoct received from the DQA/DQB data pins
of the Channel to be loaded into the write buffer. There is also space in the write buffer for the BC
bank address and C column address information. The data in the write buffer is automatically retired
(written with optional bytemask) to one of the 64 dualocts of one of the sense amps during a
subsequent COP command. A retire can take place during a RD, WR, or NOCOP to another device,
or during a WR or NOCOP to the same device. The write buffer will not retire during a RD to the
same device. The write buffer reduces the delay needed for the internal DQA/DQB data path turn-
around.
PREC Precharge
: The PREC, RDA and WRA commands are similar to NOCOP, RD and WR,
except that a precharge operation is performed at the end of the column operation. These
commands provide a second mechanism for performing precharge.
PREX Precharge
: After a RD command, or after a WR command with no byte masking (M = 0), a
COLX packet may be used to specify an extended operation (XOP). The most important XOP
command is PREX. This command provides a third mechanism for performing precharge.
Packet Format
Figure 3
shows the formats of the ROWA and ROWR packets on the ROW pins.
Table 5
describes
the fields which comprise these packets. DR4T and DR4F bits are encoded to contain both the DR4
device address bit and a framing bit which allows the ROWA or ROWR packet to be recognized by
the RDRAM.
The AV (ROWA/ROWR packet selection) bit distinguishes between the two packet types. Both the
ROWA and ROWR packet provide a five bit device address and a five bit bank address. An ROWA
packet uses the remaining bits to specify a nine bit row address, and the ROWR packet uses the
remaining bits for an eleven bit opcode field. Note the use of the “RsvX” notation to reserve bits for
future address field extension.
Figure 3
also shows the formats of the COLC, COLM, and COLX packets on the COL pins.
Table 6
describes the fields which comprise these packets.
Table 5
Field Description for ROWA Packet and ROWR Packet
Field
Description
DR4T, DR4F
Bits for framing (recognizing) a ROWA or ROWR packet. Also encodes
highest device address bit.
DR3 … DR0
BR4 … BR0
Device address for ROWA or ROWR packet.
Bank address for ROWA or ROWR packet. RsvB denotes bits ignored by the
RDRAM.
AV
Selects between ROWA packet (AV = 1) and ROWR packet (AV = 0).
R8 … R0
Row address for ROWA packet. RsvR denotes bits ignored by the RDRAM.
ROP10 … ROP0 Opcode field for ROWR packet. Specifies precharge, refresh, and power
management functions.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HYB25R144180C | 144-Mbit direct RDRAM(144 Mbit 直接 RDRAM) |
| HYB3116160BST-70 | 1M x 16-Bit Dynamic RAM 1k & 4k -Refresh |
| HYB3118160BST-70 | 1M x 16-Bit Dynamic RAM 1k & 4k -Refresh |
| HYB3116160BST-60 | 1M x 16-Bit Dynamic RAM 1k & 4k -Refresh |
| HYB3118160BST-60 | 1M x 16-Bit Dynamic RAM 1k & 4k -Refresh |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HYB3116160BSJ | 制造商:INFINEON 制造商全稱(chēng):Infineon Technologies AG 功能描述:1M x 16-Bit Dynamic RAM 1k & 4k -Refresh |
| HYB3116160BSJ-50 | 制造商:INFINEON 制造商全稱(chēng):Infineon Technologies AG 功能描述:1M x 16-Bit Dynamic RAM 1k & 4k -Refresh |
| HYB3116160BSJ-60 | 制造商:INFINEON 制造商全稱(chēng):Infineon Technologies AG 功能描述:1M x 16-Bit Dynamic RAM 1k & 4k -Refresh |
| HYB3116160BSJ-70 | 制造商:INFINEON 制造商全稱(chēng):Infineon Technologies AG 功能描述:1M x 16-Bit Dynamic RAM 1k & 4k -Refresh |
| HYB3116160BST-50 | 制造商:INFINEON 制造商全稱(chēng):Infineon Technologies AG 功能描述:1M x 16-Bit Dynamic RAM 1k & 4k -Refresh |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。