參數(shù)資料
型號: HW-V5-ML501-UNI-G-J
廠商: Xilinx Inc
文件頁數(shù): 55/91頁
文件大?。?/td> 0K
描述: EVALUATION PLATFORM VIRTEX-5
標(biāo)準(zhǔn)包裝: 1
系列: Virtex®-5 LX
類型: FPGA
適用于相關(guān)產(chǎn)品: XC5VLX50FFG676
所含物品: ML501 平臺、DVI 適配器和 CompactFlash 卡
Virtex-5 FPGA Data Sheet: DC and Switching Characteristics
DS202 (v5.3) May 5, 2010
Product Specification
59
Table 78: Input Clock Tolerances
Symbol
Description
Frequency Range
Value
Units
Duty Cycle Input Tolerance (in %)
TDUTYCYCRANGE_1
PSCLK only
< 1 MHz
25 - 75
%
TDUTYCYCRANGE_1_50
PSCLK and CLKIN
1 - 50 MHz
25 - 75
%
TDUTYCYCRANGE_50_100
50 - 100 MHz
30 - 70
%
TDUTYCYCRANGE_100_200
100 - 200 MHz
40 - 60
%
TDUTYCYCRANGE_200_400
200 - 400 MHz(4)
45 - 55
%
TDUTYCYCRANGE_400
> 400 MHz
45 - 55
%
Input Clock Cycle-Cycle Jitter (Low Frequency Mode)
Speed Grade
Units
-3
-2
-1
TCYCLFDLL
CLKIN (using DLL outputs)(1)
300.00
345.00
ps
TCYCLFFX
CLKIN (using DFS outputs)(2)
300.00
345.00
ps
Input Clock Cycle-Cycle Jitter (High Frequency Mode)
TCYCHFDLL
CLKIN (using DLL outputs)(1)
150.00
173.00
ps
TCYCHFFX
CLKIN (using DFS outputs)(2)
150.00
173.00
ps
Input Clock Period Jitter (Low Frequency Mode)
TPERLFDLL
CLKIN (using DLL outputs)(1)
1.00
1.15
ns
TPERLFFX
CLKIN (using DFS outputs)(2)
1.00
1.15
ns
Input Clock Period Jitter (High Frequency Mode)
TPERHFDLL
CLKIN (using DLL outputs)(1)
1.00
1.15
ns
TPERHFFX
CLKIN (using DFS outputs)(2)
1.00
1.15
ns
Feedback Clock Path Delay Variation
TCLKFB_DELAY_VAR
CLKFB off-chip feedback
1.00
1.15
ns
Notes:
1.
DLL Outputs are used in these instances to describe the outputs: CLK0, CLK90, CLK180, CLK270, CLK2X, CLK2X180, and CLKDV.
2.
DFS Outputs are used in these instances to describe the outputs: CLKFX and CLKFX180.
3.
If both DLL and DFS outputs are used, follow the more restrictive specifications.
4.
This duty cycle specification does not apply to the GTP_DUAL to DCM or GTX_DUAL to DCM connection. The GTP transceivers drive the
DCMs at the following frequencies: 320 MHz for -1 speed grade devices, 375 MHz for -2 speed grade devices, or 375 MHz for -3 speed
grade devices. The GTX transceivers drive the DCMs at the following frequencies: 450 MHz for -1 speed grade devices or 500 MHz for -2
speed grade devices.
相關(guān)PDF資料
PDF描述
ADR127AUJZ-R2 IC VREF SERIES PREC 1.25V TSOT-6
R-729.0P CONV DC/DC 2A 12-28VIN 9V
ADS8361EVM EVAL MOD FOR ADS8361
RBM12DCBN CONN EDGECARD 24POS R/A .156 SLD
R-729.0D CONV DC/DC 2A 12-28VIN 9V
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HW-V5-ML505-UNI-G 制造商:Xilinx 功能描述:HARDWARE, VIRTEX-5 ML505 EVALUATION PLATFORM, UNIVERSAL - Bulk 制造商:Xilinx 功能描述:XLXHW-V5-ML505-UNI-G EVALUATION KIT 制造商:Xilinx 功能描述:KIT EVAL PLATFORM VIRTEX-5 LXT ML505
HW-V5-ML505-UNI-G-J 功能描述:VIRTEX-5 LXT ML505 EVAL PLATFORM RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 通用嵌入式開發(fā)板和套件(MCU、DSP、FPGA、CPLD等) 系列:Virtex®-5 LXT 標(biāo)準(zhǔn)包裝:1 系列:PICDEM™ 類型:MCU 適用于相關(guān)產(chǎn)品:PIC10F206,PIC16F690,PIC16F819 所含物品:板,線纜,元件,CD,PICkit 編程器 產(chǎn)品目錄頁面:659 (CN2011-ZH PDF)
HW-V5-ML506-UNI-G 功能描述:EVALUATION PLATFORM VIRTEX-5 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 通用嵌入式開發(fā)板和套件(MCU、DSP、FPGA、CPLD等) 系列:Virtex®-5 SXT 標(biāo)準(zhǔn)包裝:1 系列:PICDEM™ 類型:MCU 適用于相關(guān)產(chǎn)品:PIC10F206,PIC16F690,PIC16F819 所含物品:板,線纜,元件,CD,PICkit 編程器 產(chǎn)品目錄頁面:659 (CN2011-ZH PDF)
HW-V5-ML506-UNI-G-J 功能描述:EVALUATION PLATFORM VIRTEX-5 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 通用嵌入式開發(fā)板和套件(MCU、DSP、FPGA、CPLD等) 系列:Virtex®-5 SXT 標(biāo)準(zhǔn)包裝:1 系列:PICDEM™ 類型:MCU 適用于相關(guān)產(chǎn)品:PIC10F206,PIC16F690,PIC16F819 所含物品:板,線纜,元件,CD,PICkit 編程器 產(chǎn)品目錄頁面:659 (CN2011-ZH PDF)
HW-V5-ML507-UNI-G 功能描述:EVAL PLATFORM V5 FXT RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 通用嵌入式開發(fā)板和套件(MCU、DSP、FPGA、CPLD等) 系列:Virtex®-5 FXT 標(biāo)準(zhǔn)包裝:1 系列:PICDEM™ 類型:MCU 適用于相關(guān)產(chǎn)品:PIC10F206,PIC16F690,PIC16F819 所含物品:板,線纜,元件,CD,PICkit 編程器 產(chǎn)品目錄頁面:659 (CN2011-ZH PDF)