- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385408 > HT95C20P (Holtek Semiconductor Inc.) 8-Bit CID Type Phone Controller MCU PDF資料下載
參數(shù)資料
| 型號(hào)： | HT95C20P |
| 廠商： | Holtek Semiconductor Inc. |
| 英文描述： | 8-Bit CID Type Phone Controller MCU |
| 中文描述： | 8位偵緝型電話MCU控制器 |
| 文件頁數(shù)： | 10/50頁 |
| 文件大?。?/td> | 324K |
| 代理商： | HT95C20P |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁
HT95C200/20P/300/30P
Rev. 0.10
10
October 1, 2002
Preliminary
pointer (TBLP) is a read/write register (07H), which indi-
cates the table location. Before accessing the table, the
location must be placed in the TBLP. The TBLH is read
only and cannot be restored. If the main routine and the
ISR (Interrupt Service Routine) both employ the table
read instruction, the contents of the TBLH in the main
routine are likely to be changed by the table read in-
struction used in the ISR. Errors will then occur. Hence,
simultaneously using the table read instruction in the
mainroutineandtheISRshouldbeavoided.However,if
the table read instruction has to be applied in both the
main routine and the ISR, the interrupt is supposed to be
disabled prior to the table read instruction. It will not be
enabled until the TBLH has been backed-up. All table
related instructions require two cycles to complete the
operation. These areas may function as normal pro-
gram memory depending on the requirements.
Stack register
This is a special part of the memory which is used to
save the contents of the program counter only. The
stack is organized into 8 levels and is neither part of the
data nor part of the program space, and is neither read-
able nor write-able. The activated level is indexed by the
stackpointer(SP)andisneitherreadablenorwrite-able.
At a subroutine call or interrupt acknowledge signal, the
contents of the program counter are pushed onto the
stack. At the end of a subroutine or an interrupt routine,
signaled by a return instruction (RET or RETI), the pro-
gram counter is restored to its previous value from the
stack. After a chip reset, the SP will point to the top of the
stack. If the stack is full and an interrupt takes place, the
interrupt request flag will be recorded but the acknowl-
edge signal will be inhibited even if this interrupt is en-
abled. When the stack pointer is decremented (by RET
or RETI), the interrupt will be serviced. This feature pre-
vents stack overflow allowing the programmer to use the
structure more easily. If the stack is full and a CALL is
subsequently executed, stack overflow occurs and the
first entry will be lost (only the most recent eight return
addresses are stored).
Data memory
The data memory is divided into four functional groups:
special function registers, embedded control register,
LCD display memory and general purpose memory.
Most are read/write, but some are read only.
The special function registers is located from 00H to
1FH. The embedded control register are located in the
memory areas from 20H to 3FH. The remaining space
which are not specified on the following table before the
40H are reserved for future expanded usage and read-
ing these locations will get 00H . The general purpose
data memory is divided into 11 banks (HT95C300/30P)
or 6 banks (HT95C200/20P). The banks in the RAM are
all addressed from 40H to 0FFH and they are selected
by setting the value of the bank pointer (BP).
All of the data memory areas can handle arithmetic,
logic, increment, decrement and rotate operations di-
rectly. Except for some dedicated bits, each bit in the
data memory can be set and reset by SET [m].i and
CLR [m].i . They are also indirectly accessible through
memory pointer registers (MP0 or MP1). The
bank1~bank10 are only indirectly accessible through
memory pointer 1 register (MP1).
The LCD display memory is located at bank 1BH. They
can be read and written to by the indirect addressing
mode using memory pointer 1 (MP1). To turn the display
On or Off, a 1 or 0 is written to the corresponding bit
of the memory area.
Special register, embedded control register, LCD display memory and general purpose RAM
BP
Address
Function
Description
Special function register
00
00
IAR0
Indirect addressing register 0
00
01
MP0
Memory pointer register 0
00
02
IAR1
Indirect addressing register 1
00
03
MP1
Memory pointer register 1
00
04
BP
Bank pointer register
00
05
ACC
Accumulator
00
06
PCL
Program counter lower-order byte register
00
07
TBLP
Table pointer
00
08
TBLH
Table higher-order byte register
00
09
WDTS
Watchdog Timer option setting register
00
0A
STATUS
Status register
00
0B
INTC0
Interrupt control register 0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HT95C300 | 8-Bit CID Type Phone Controller MCU |
| HT95C30P | 8-Bit CID Type Phone Controller MCU |
| HT95C200 | 8-Bit CID Type Phone Controller MCU |
| HT95CXXX | CID Type Phone 8-Bit MCU |
| HT95L400-128QFP-A | LCD Type Phone 8-Bit MCU |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HT95C300 | 制造商:HOLTEK 制造商全稱:Holtek Semiconductor Inc 功能描述:CID Type Phone 8-Bit MCU |
| HT95C30P | 制造商:HOLTEK 制造商全稱:Holtek Semiconductor Inc 功能描述:CID Type Phone 8-Bit MCU |
| HT95C400 | 制造商:HOLTEK 制造商全稱:Holtek Semiconductor Inc 功能描述:CID Type Phone 8-Bit MCU |
| HT95C40P | 制造商:HOLTEK 制造商全稱:Holtek Semiconductor Inc 功能描述:LCD Type Phone 8-Bit MCU |
| HT95CXXX | 制造商:HOLTEK 制造商全稱:Holtek Semiconductor Inc 功能描述:CID Type Phone 8-Bit MCU |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。