參數(shù)資料
型號(hào): HT82M99EE
廠商: Holtek Semiconductor Inc.
英文描述: USB Mouse Encoder 8-Bit MCU
中文描述: USB鼠標(biāo)編碼器8位微控制器
文件頁(yè)數(shù): 12/47頁(yè)
文件大小: 336K
代理商: HT82M99EE
HT82M99EE/HT82M99AE
Rev. 1.00
12
February 8, 2006
8ms/5V. This time-out period may vary with tempera-
tures, VDD and process variations. By invoking the
WDT prescaler, longer time-out periods can be realized.
Writing data to WS2, WS1, WS0 (bits 2, 1, 0 of the
WDTS) can give different time-out periods. If WS2,
WS1, and WS0 are all equal to 1, the division ratio is up
to 1:128, and the maximum time-out period is 1s/5V. If
the WDT oscillator is disabled, the WDT clock may still
come from the instruction clock and operates in the
same manner except that in the HALT state the WDT
may stop counting and lose its protecting purpose. In
this situation the logic can only be restarted by external
logic. The high nibble and bit 3 of the WDTS are re-
served for user defined flags, which can only be set to
10000 (WDTS.7~WDTS.3).
If the device operates in a noisy environment, using the
on-chip 32kHz RC oscillator (WDT OSC) is strongly rec-
ommended, since the HALT will stop the system clock.
WS2
WS1
WS0
Division Ratio
0
0
0
1:1
0
0
1
1:2
0
1
0
1:4
0
1
1
1:8
1
0
0
1:16
1
0
1
1:32
1
1
0
1:64
1
1
1
1:128
WDTS (09H) Register
The WDT overflow under normal operation will initialize
a chip reset and set the status bit TO . But in the
HALT mode, the overflow will initialize a warm reset
and only the program counter and SP are reset to zero.
To clear the contents of the WDT (including the WDT
prescaler), three methods are adopted; external reset (a
low level to RES), software instruction and a HALT in-
struction. The software instruction include CLR WDT
and the other set
thesetwotypesofinstruction,onlyonecanbeactivede-
CLR WDT1 and CLR WDT2 . Of
pending on the ROM code option
CLR WDTtimes se-
lection option . If the
CLRWDT times is equal to one), any execution of the
CLR WDT
is selected (i.e.
CLR WDT instruction will clear the WDT. In the case
that
CLRWDT times is equal to two), these two instructions
CLR WDT
and
CLR WDT
are chosen (i.e.
mustbeexecutedtocleartheWDT;otherwise,theWDT
may reset the chip as a result of time-out.
Power Down Operation
HALT
The HALT mode is initialized by the HALT instruction
and results in the following:
The system oscillator will be turned off but the WDT
oscillator remains running (if the WDT oscillator is se-
lected).
The contents of the on-chip RAM and registers remain
unchanged.
The WDT and WDT prescaler will be cleared and re-
counted again (if the WDT clock is from the WDT os-
cillator).
All of the I/O ports remain in their original status.
The PDF flag is set and the TO flag is cleared.
The system can leave the HALT mode by means of an
external reset, an interrupt, an external falling edge sig-
nal on port A or a WDT overflow. An external reset
causes a device initialization and the WDToverflow per-
forms a warm reset . After the TO and PDF flags are
examined, the cause for chip reset can be determined.
The PDF flag is cleared by a system power-up or exe-
cuting the CLR WDT instruction and is set when exe-
cuting the HALT instruction. The TO flag is set if the
WDT time-out occurs, and causes a wake-up that only
resets the program counter and SP; the others remain in
their original status.
The port A wake-up and interrupt methods can be con-
sidered as a continuation of normal execution. Each bit
in port A can be independently selected to wake-up the
devicebymaskoption.AwakeningfromanI/Oportstim-
ulus, the program will resume execution of the next in-
struction. If it awakens from an interrupt, two sequence
may occur. If the related interrupt is disabled or the inter-
rupt is enabled but the stack is full, the program will re-
sume execution at the next instruction. If the interrupt is
enabled and the stack is not full, the regular interrupt re-
sponse takes place. If an interrupt request flag is set to
1 before entering the HALT mode, the wake-up func-
tion of the related interrupt will be disabled. Once a
wake-up event occurs, it takes 1024 t
SYS
(system clock
period) to resume normal operation. In other words, a
dummy period will be inserted after a wake-up. If the
wake-up results from an interrupt acknowledge signal,
the actual interrupt subroutine execution will be delayed
! "
(
,
= ) *
7 1 >
(
+
(
"
,
. 1 >
(
7 1
1 (
+
(
1
+
3 4 +
#
,
+
Watchdog Timer
相關(guān)PDF資料
PDF描述
HT82M99E USB Mouse Encoder 8-Bit OTP MCU
HT82M99E-18 USB Mouse Encoder 8-Bit OTP MCU
HT82M99E-20 USB Mouse Encoder 8-Bit OTP MCU
HT82M9AAE USB Mouse Encoder 8-Bit MCU with EEPROM
HT82M9AEE USB Mouse Encoder 8-Bit MCU with EEPROM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HT82M99EE_08 制造商:HOLTEK 制造商全稱:Holtek Semiconductor Inc 功能描述:USB Mouse Encoder 8-Bit MCU
HT82M9AA 制造商:HOLTEK 制造商全稱:Holtek Semiconductor Inc 功能描述:USB Mouse Encoder 8-Bit MCU
HT82M9AAE 制造商:HOLTEK 制造商全稱:Holtek Semiconductor Inc 功能描述:USB Mouse Encoder 8-Bit MCU with EEPROM
HT82M9AE 制造商:HOLTEK 制造商全稱:Holtek Semiconductor Inc 功能描述:USB Mouse Encoder 8-Bit MCU
HT82M9AE_09 制造商:HOLTEK 制造商全稱:Holtek Semiconductor Inc 功能描述:USB Mouse Encoder 8-Bit MCU