- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385396 > HSP9501 (Intersil Corporation) Programmable Data Buffer(可編程數(shù)據(jù)緩沖器) PDF資料下載
參數(shù)資料
| 型號(hào)： | HSP9501 |
| 廠商： | Intersil Corporation |
| 英文描述： | Programmable Data Buffer(可編程數(shù)據(jù)緩沖器) |
| 中文描述： | 可編程數(shù)據(jù)緩沖區(qū)（可編程數(shù)據(jù)緩沖器） |
| 文件頁數(shù)： | 3/8頁 |
| 文件大小： | 51K |
| 代理商： | HSP9501 |
3-3
Pin Descriptions
NAME
PIN NUMBER
TYPE
DESCRIPTION
V
CC
12, 34
The +5V power supply pin. A 0.1
μ
F capacitor between the V
CC
and GND pin is
recommended.
GND
13, 33
The device ground.
CLK
1
I
Input Clock. This clock signal is used to control the data movement through the programmable
buffer. It is also the signal which latches the input data, length control word and mode select. Input
setup and hold times with respect to the clock must be met for proper operation.
DIO-9
27, 29-32, 35-39
I
Data Inputs. This 10-bit input port is used to provide the input data. When MODSEL is low, data
on the DI0-9 inputs is latched on the clock edge selected by CLKSEL.
DO0-9
7-11, 14-18
O
Data Outputs. This 10-bit port provides the output data from the Internal Delay Registers. Data
latched into the DI0-9 inputs will appear at the DO0 9 outputs on the Nth clock cycle, where N is
the total delay programmed.
LC0-10
20-26, 41-44
I
Length Control Inputs. These inputs are used to specify the number of clock cycles of delay
between the DI0-9 inputs and the DO0-9 outputs. An integer value between 0 and 1279 is placed
on the LC0-10 inputs, and the total delay length (N) programmed is the LC0-10 value plus 2. In
order to properly load an active length control word, the value must be presented to the LC0-10
inputs and LCEN must be asserted during an active clock edge selected by CLKSEL.
LCEN
6
I
Length Control Enable. LCEN is used in conjunction with LC0-10 and CLK to load a new length
control word. An 11-bit value is loaded on the LC0-10 inputs, LCEN is asserted, and the next
selectedclockedgewillloadthenewcountvalue.Sincethisoperationissynchronous,LCENmust
meet the specified setup/hold times with respect to CLK for proper operation.
OE
19
I
Output Enable. This input controls the state of the DO0-9 output port. A low on this control line
enables the port for output. When OE is high, the output drivers are in the high impedance state.
Internal latching or transfer of data is not affected by this input.
MODSEL
40
I
Mode Select. This input is used to control the mode of operation of the HSP9501. A low on
MODSELcausesthedevicetolatchnewdataattheDI0-9inputsoneveryclockcycle,andoperate
as a programmable pipeline register. When MODSEL is high, the HSP9501 is in the recirculate
mode, and will operate as a programmable length circular buffer. This control signal may be used
in a synchronous fashion during device operation, however, care must be taken to ensure the
required setup/hold times with respect to CLK are met.
CLKSEL
5
I
Clock Select Control. This input is used to determine which edge of the CLK signal is used for
controlling all internal events. A low on CLKSEL selects the negative going edge, therefore, all
setup, hold, and output delay times are with respect to the negative edge of CLK. When CLKSEL
ishigh,thepositivegoingedgeisselectedandallsynchronoustimingiswithrespecttothepositive
edge of the CLK signal.
CLKEN
2
I
Clock Enable. This control signal can be used to enable or disable the CLK input. When low, the
CLK input is enabled and will operate in a normal fashion. A high on CLKEN will disable the CLK
input and will “hold'' all internal operations and data. This control signal may also be used in a
synchronous fashion, however, setup and hold requirements with respect to CLK must be met for
proper device operation. This signal takes effect on the clock following the one that latches it in.
HSP9501
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HSP9520 | Multilevel Pipeline Registers |
| HSP9520CP | Multilevel Pipeline Registers |
| HSP9520CS | Multilevel Pipeline Registers |
| HSP9521 | Multilevel Pipeline Registers |
| HSP9521CP | Multilevel Pipeline Registers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HSP9501_04 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Programmable Data Buffer |
| HSP9501JC-25 | 制造商:Rochester Electronics LLC 功能描述:PROGRAMMABLE DATA BUFFER 44 PLCC, 25MHZ, COMM - Bulk |
| HSP9501JC-2596 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| HSP9501JC-32 | 功能描述:緩沖器和線路驅(qū)動(dòng)器 PROGRAMMABLE DATA BUFFER 44 PLCC, 32MHZ, COMM RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel |
| HSP9512CP WAF | 制造商:Harris Corporation 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。