參數(shù)資料
型號(hào): HSP50110JC-52
廠商: HARRIS SEMICONDUCTOR
元件分類(lèi): 通信及網(wǎng)絡(luò)
英文描述: CONN HEADER HM 2MM 100POS
中文描述: SPECIALTY TELECOM CIRCUIT, PQCC84
文件頁(yè)數(shù): 19/24頁(yè)
文件大小: 199K
代理商: HSP50110JC-52
3-247
TABLE 10. I/O FORMATTING/CONTROL
DESTINATION ADDRESS = 4
BIT
POSITION
FUNCTION
DESCRIPTION
0
Input Format
0 = Two’s complement input format, 1 = Offset binary input format.
Note: if a real input with offset binary weighting is used, the unused quadrature input pins should be tied
to 1000000000.
1
Input Mode
0 = Input Controller operates in Interpolated Input Mode.
1 = Input Controller operates in Gated Input Mode.
(See Input Controller Section).
2
Serial/Parallel Output
Select
1 = Serial Output, 0 = Parallel Output. (See Output Formatter Section).
3
Test Enable
0 = Test Mode Disabled, 1 = Test Mode Enabled. (See Test Mode Section).
5-4
Serial Output Clock
Select
Bits 5-4 Serial Output Clock Rate
0 0 CLK (Serial Output Clock Pin = High)
0 1 Clk/2
1 0 CLK/4
1 1 CLK/8
(See Output Formatter Section).
6
Serial Output Mode
1 = I Followed by Q Mode, 0 = Simultaneous I and Q Mode. (See Output Formatter Section)
7
Serial Output Word
Orientation
1 = MSB First, 0 = LSB First.
8
Output Data Format
1 = Offset Binary, 0 = Two’s Complement.
9
DATARDY Polarity
1 = Active Low, 0 = Active High.
This applies to both serial and parallel output modes. (See Output Formatter Section).
10
Output Clock Polarity
1 = High to Low clock transition at midsample.
0 = Low to High clock transition at midsample.
31-11
Reserved.
TABLE 11. DECIMATING FILTER CONFIGURATION REGISTER
DESTINATION ADDRESS = 5
BIT
POSITION
FUNCTION
DESCRIPTION
5-0
CIC Shifter Gain
These 6 bits set the fixed gain of the CIC shifter. The gain factor is of the form, 2
N
, where N is the valued
stored in this location. A gain range from 2
0
to 2
63
is provided. Since the CIC shifter sets the signal level
at the input to the CIC FIlter, care must be taken so that the signal is not shifted outside of the input bit
range of the filter. (See Gain Distribution Section).
17-6
Programmable
Divider
These 12 bits specify the divisor for the programmable divider in the Re-Sampler. The actual divisor is
equal to the 12-bit value +1 for a total range of 1 to 4096. For example, a value of 7 would produce a
sampling rate of 1/8 the CLK or 1/8 the carry-out frequency of the Re-Sampler NCO depending on con-
figuration.
(See Re-Sampler).
SOURCE
PROGRAMMABLE DIVIDER RANGE
18
Programmable
Divider Clock Source
1 = Divider clocked at sample rate of data input to the Low Pass Filter.
0 = Divider clocked by Re-Sampler NCO.
(See Re-Sampler).
20-19
CIC Filter
Configuration
0 0 3 stage CIC filter.
0 1 1 stage CIC (Integrate and dump) filter.
1 X bypass CIC.
When a 3 stage CIC filter is chosen, a decimation factor >3 must be used if the Re-Sampler NCO is used
to set the output sampling rate. (See Re-Sampler Section and Low Pass Filtering Section).
22-21
Compensation
Filtering
0 0 x/sinx filtering.
0 1 (x/sinx)
3
filtering.
1 X bypass compensation filter.
(See Low Pass Filtering Section).
31-23
Reserved.
CLK
1-4096
ReSampler
2-4096
HSP50110
相關(guān)PDF資料
PDF描述
HSP50110 Digital Quadrature Tuner(數(shù)字調(diào)諧器)
HSP50210 Digital Costas Loop(數(shù)字Costas鎖相環(huán))
HSP50214VC Programmable Downconverter
HSP50214VI Programmable Downconverter
HSP50214 Programmable Downconverter
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HSP50110JC-52Z 功能描述:調(diào)諧器 W/ANNEAL DIGTL TUNER 84 PLCC 52MHZ RoHS:否 制造商:NXP Semiconductors 功能: 噪聲系數(shù): 工作電源電壓: 最小工作溫度: 最大工作溫度:
HSP50110JC-60 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Communications Tuner Circuit
HSP50110JI-52 功能描述:調(diào)諧器 DIGITAL QUADRATURE TUNER 84 PLCC,52MHZ,INDUSTRIAL RoHS:否 制造商:NXP Semiconductors 功能: 噪聲系數(shù): 工作電源電壓: 最小工作溫度: 最大工作溫度:
HSP50110JI-52Z 制造商:Intersil Corporation 功能描述:PB-FREE W/ANNEAL DIGITAL QUADRATURE TUNER 84 PLCC,52MHZ,INDU - Rail/Tube
HSP50210 制造商:INTERSIL 制造商全稱(chēng):Intersil Corporation 功能描述:Digital Costas Loop