- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1996 > HSP45116AVC-52Z (Intersil)IC OSC NCO 52MHZ 160-MQFP PDF資料下載
參數(shù)資料
| 型號： | HSP45116AVC-52Z |
| 廠商： | Intersil |
| 文件頁數(shù)： | 14/19頁 |
| 文件大小： | 0K |
| 描述： | IC OSC NCO 52MHZ 160-MQFP |
| 標準包裝： | 24 |
| 類型： | 數(shù)控振蕩器（NCO） |
| 頻率： | 52MHz |
| 電源電壓： | 4.75 V ~ 5.25 V |
| 電流 - 電源： | 184mA |
| 工作溫度： | 0°C ~ 70°C |
| 封裝/外殼： | 160-BQFP |
| 包裝： | 托盤 |
| 供應(yīng)商設(shè)備封裝： | 160-MQFP（28x28） |
| 安裝類型： | 表面貼裝 |
4
FN4156.4
May 7, 2007
Pin Descriptions
NAME
NUMBER
TYPE
DESCRIPTION
VCC
22, 34, 50, 87, 95,
102, 111, 124, 132,
145, 159
-
+5V Power supply input.
GND
7, 20, 32, 48, 62, 73,
83, 92, 98, 108,
114, 119, 125, 131,
143, 157
-
Power supply ground input.
C0-15
54-61, 63-70
I
Control input bus for loading phase and frequency data into the PFCS. C15 is the MSB.
AD0-1
51, 52
I
Address pins for selecting destination of C0-15 data. AD1 is the MSB.
CS
47
I
Chip select (active low).
WR
53
I
Write Enable. Data is clocked into the input register selected by AD0-1 on the rising edge of WR
when the CS line is low.
CLK
49
I
Clock. All registers, except the Control Registers clocked with WR, are clocked (when enabled)
by the rising edge of CLK.
ENPHREG
27
I
Phase Register Enable (active low). Registered on chip by CLK. When active low, after being
clocked onto chip, ENPHREG enables the clocking of data into the Phase Register.
ENOFREG
28
I
Frequency Offset Register Enable (active low). Registered on chip by CLK. When active, after
being clocked onto chip, ENOFREG enables clocking of frequency offset data into the frequency
offset register.
ENCFREG
42
I
Center Frequency Register Enable (active low). Registered on chip by CLK. When active, after
being clocked onto chip, ENCFREG enables clocking of data into the Center Frequency Register.
ENPHAC
43
I
Phase Accumulator Register Enable (active low). Registered on chip by CLK. When active, after
being clocked onto chip, ENPHAC enables clocking of the Phase Accumulator Register.
ENTIREG
44
I
Time Interval Control Register Enable (active low). Registered on chip by CLK. When active, after
being clocked onto chip, ENTIREG enables clocking of data into the Time Accumulator Register.
ENI
45
I
Real and Imaginary Data Input Register (RIR, IIR) Enable (active low). Registered on chip by
CLK. When active, after being clocked onto chip, ENI enables clocking of data into the real and
imaginary input data register.
MODPI/2PI
46
I
Modulo
π/2π Select. When low, the Sine and Cosine ROMs are addressed modulo 2π (360
degrees). When high, the most significant address bit is held low so that the ROMs are addressed
modulo
π (180 degrees). This input is registered on chip by clock. This control pin was included
for FFT processing.
CLROFR
41
I
Frequency Offset Register Output Zero (active low). Registered on chip by CLK. When active,
after being clocked onto chip, CLROFR zeros the data path from the Frequency Offset Register
to the frequency adder. New data can still be clocked into the Frequency Offset Register;
CLROFR does not affect the contents of the register.
LOAD
38
I
Phase Accumulator Load Control (active low). Registered on chip by CLK. Zeroes feedback path
in the phase accumulator without clearing the Phase Accumulator Register.
MOD0-1
35, 36
I
External Modulation Control Bits. When selected with the PMSEL line, these bits add a 0, 90, 180,
or 270 degree offset to the current phase in the phase accumulator. The lower 14 bits of the phase
control path are set to zero.
These bits are loaded into the Phase Register when ENPHREG is low.
MOD1
MOD0
PHASE SHIFT (DEGREES)
00
0
01
90
1
0
270
1
180
HSP45116A
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICL7109EPL+ | IC ADC 12BIT 3-ST 40-DIP |
| ICM7217AIPI | IC OSC UP/DWN CNTR 2MHZ 28-DIP |
| ICM7217CIPI | IC OSC UP/DWN CNTR 2MHZ 28-DIP |
| ICM7242IPA | IC OSC BINARY CTC 13MHZ 8-DIP |
| ICM7250IWE+T | IC OSC BINARY CTC 15MHZ 16SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HSP45116-DB | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:HSP45116 Daughter Board |
| HSP45116DB-EVAL | 功能描述:子卡和OEM板 HSP45116 DAUGHTER EV EVAL BRD RoHS:否 制造商:BeagleBoard by CircuitCo 產(chǎn)品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit |
| HSP45116GC-15 | 制造商:Rochester Electronics LLC 功能描述:16 BIT NUMERICALLY CONTROLLED OSC/MOD 144 PGA, 15MHZ, COMM - Bulk |
| HSP45116GC-25 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Numerically Controlled Oscillator/Modulator |
| HSP45116GC-33 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Numerically Controlled Oscillator/Modulator |
發(fā)布緊急采購，3分鐘左右您將得到回復。