- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385393 > HS1-80C85RH-8 (INTERSIL CORP) Radiation Hardened 8-Bit CMOS Microprocessor PDF資料下載
參數(shù)資料
| 型號(hào)： | HS1-80C85RH-8 |
| 廠商： | INTERSIL CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | Radiation Hardened 8-Bit CMOS Microprocessor |
| 中文描述： | 8-BIT, 2 MHz, MICROPROCESSOR, CDIP40 |
| 封裝： | SIDE BRAZED, METAL SEALED, CERAMIC, DIP-40 |
| 文件頁(yè)數(shù)： | 7/16頁(yè) |
| 文件大?。?/td> | 758K |
| 代理商： | HS1-80C85RH-8 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)當(dāng)前第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
7
TABLE 1. ELECTRICAL PERFORMANCE CHARACTERISTICS
PARAMETER
SYMBOL
(NOTE 1)
CONDITIONS
TEMPERATURE (
o
C)
MIN
MAX
UNITS
Input Capacitance
CIN
VDD = Open, f = 1MHz
T
A
= 25
-
12
pF
I/O Capacitance
CI/O
VDD = Open, f = 1MHz
T
A
= 25
-
13
pF
Output Capacitance
COUT
VDD = Open, f = 1MHz
T
A
= 25
-
12
pF
NOTE:
1. All measurements referenced to device ground.
TABLE 2. INTERRUPT PRIORITY, RESTART ADDRESS, AND SENSITIVITY
NAME
PRIORITY
ADDRESS BRANCHED TO (1) WHEN
INTERRUPT OCCURS
TYPE TRIGGER
TRAP
1
24H
Rising edge and high level until sampled.
RST 7.5
2
3CH
Rising edge (latched).
RST 6.5
3
34CH
High level until sampled.
RST 5.5
4
2CH
High level until sampled.
INTR
5
See Note 2
High level until sampled.
NOTES:
2. The processor pushes the PC on the stack before branching to the indicated address.
3. The address branched to depends on the instruction provided to the CPU when the interrupt is acknowledged.
TABLE 3. BUS TIMING SPECIFICATION AS A t
CYC
DEPENDENT
SYMBOL
HS-8OC85RH
SYMBOL
HS-8OC85RH
tAL
(1/2)T- 175
Minimum
tCC
(3/2 + N)T - 175
Minimum
tLA
(1/2)T- 175
Minimum
tCL
(1/2)T - 190
Minimum
tLL
(1/2)T-50
Minimum
tARY
(3/2)T - 500
Maximum
tLCK
(1/2)T- 125
Minimum
tHACK
(1/2)T - 160
Minimum
tLC
(1/2)T- 100
Minimum
tHABF
(1/2)T +125
Maximum
tAD
(5/2 + N)T - 375
Maximum
tHABE
(1/2)T +125
Maximum
tRD
(3/2 + N)T - 375
Maximum
tAC
(2/2)T - 200
Minimum
tRAE
(1/2)T- 130
Minimum
t1
(1/2)T-210
Minimum
tCA
(1/2)T - 100
Minimum
t2
(1/2)T- 150
Minimum
tDW
(3/2 + N)T - 175
Minimum
tRV
(3/2)T - 200
Minimum
tWD
(1/2)T-100
Minimum
tLDR
(4/2)T - 325
Maximum
NOTE: N is equal to the total WAIT states T = tCYC.
HS-80C85RH
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HS1-80C85RH-Q | Radiation Hardened 8-Bit CMOS Microprocessor |
| HS1-81C55RH-8 | Radiation Hardened 256 x 8 CMOS RAM |
| HS1-81C55RH-Q | Radiation Hardened 256 x 8 CMOS RAM |
| HS1-81C56RH-8 | Radiation Hardened 256 x 8 CMOS RAM |
| HS1-81C56RH-Q | Radiation Hardened 256 x 8 CMOS RAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HS1-80C85RH-Q | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Radiation Hardened 8-Bit CMOS Microprocessor |
| HS1-80C86RH | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Radiation Hardened 16-Bit CMOS Microprocessor |
| HS1-80C86RH/PROTO | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
| HS1-80C86RH-8 | 制造商:Intersil Corporation 功能描述:MPU 16BIT CMOS 5MHZ 40PIN SBCDIP - Rail/Tube |
| HS1-80C86RH-Q | 制造商:Intersil Corporation 功能描述:MPU 16BIT CMOS 5MHZ 40PIN SBCDIP - Rail/Tube |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。