- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385388 > HMS87C1304A (Hynix Semiconductor Inc.) CMOS SINGLE-CHIP 8-BIT MICROCONTROLLER PDF資料下載
參數(shù)資料
| 型號(hào)： | HMS87C1304A |
| 廠商： | Hynix Semiconductor Inc. |
| 英文描述： | CMOS SINGLE-CHIP 8-BIT MICROCONTROLLER |
| 中文描述： | CMOS單芯片8位微控制器 |
| 文件頁數(shù)： | 49/70頁 |
| 文件大?。?/td> | 977K |
| 代理商： | HMS87C1304A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁當(dāng)前第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁
HYUNDAI MicroElectronics
HMS87C1304A/HMS87C1302A
Jan. 2001
Preliminary
49
15. INTERRUPTS
The HMS87C1304A and HMS87C1302A interrupt cir-
cuits consist of Interrupt enable register (IENH, IENL), In-
terrupt request flags of IRQH, IRQL, Interrupt Edge
Selection Register (IEDS), priority circuit and Master en-
able flag(“I” flag of PSW). The configuration of interrupt
circuit is shown in Figure 15-1 and Interrupt priority is
shown in Table 15-1 .
The External Interrupts INT0 and INT1 can each be transi-
tion-activated (1-to-0, 0-to-1 and both transition).
The flags that actually generate these interrupts are bit
INT0IF and INT1IF in Register IRQH. When an external
interrupt is generated, the flag that generated it is cleared
by the hardware when the service routine is vectored to
only if the interrupt was transition-activated.
The Timer 0 and Timer 1 Interrupts are generated by T0IF
and T1IF, which are set by a match in their respective tim-
er/counter register. The AD converter Interrupt is generat-
ed by ADIF which is set by finishing the analog to digital
conversion. The Watch dog timer Interrupt is generated by
WDTIF which set by a match in Watch dog timer register
(when the bit WDTON is set to “0”). The Basic Interval
Timer Interrupt is generated by BITIF which is set by a
overflowing of the Basic Interval Timer Register(BITR).
Figure 15-1 Block Diagram of Interrupt Function
The interrupts are controlled by the interrupt master enable
flag I-flag (bit 2 of PSW), the interrupt enable register
(IENH, IENL) and the interrupt request flags (in IRQH,
IRQL) except Power-on reset and software BRK interrupt.
Interrupt enable registers are shown in Figure 15-2 . These
registers are composed of interrupt enable flags of each in-
terrupt source, these flags determines whether an interrupt
will be accepted or not. When enable flag is “0”, a corre-
BIT
BITIF
WDTIF
WDT
A/D Converter
Timer 1
Timer 0
External Int. 1
External Int. 0
IENH
Interrupt Enable
Register (Higher byte)
Interrupt Enable
Register (Lower byte)
IRQH
IRQL
Interrupt
Vector
Address
Generator
Internal bus line
Internal bus line
Release STOP
To CPU
Interrupt Master
Enable Flag
I Flag
IENL
P
I-flag is in PSW, it is cleared by “DI”, set by
“EI” instruction.When it goes interrupt service,
I-flag is cleared by hardware, thus any other
interrupt are inhibited. When interrupt service is
completed by “RETI” instruction, I-flag is set to
“1” by hardware.
INT0IF
INT1IF
T0IF
T1IF
ADIF
7
6
5
4
7
6
5
IEDS
Preimnary
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HMS87C1302AD | CMOS SINGLE-CHIP 8-BIT MICROCONTROLLER |
| HMS87C1304AD | CMOS SINGLE-CHIP 8-BIT MICROCONTROLLER |
| HMS99C51 | 8-BIT SINGLE-CHIP MICROCONTROLLERS |
| HMS99C52 | 8-BIT SINGLE-CHIP MICROCONTROLLERS |
| HMS9XC7132 | DATA SHEET REV.2.0(PRELIMINARY) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HMS87C1304AD | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:CMOS SINGLE-CHIP 8-BIT MICROCONTROLLER |
| HMS87C1404B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT SINGLE-CHIP MICROCONTROLLERS |
| HMS87C1404BD | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT SINGLE-CHIP MICROCONTROLLERS |
| HMS87C1404BSK | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT SINGLE-CHIP MICROCONTROLLERS |
| HMS87C1408B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT SINGLE-CHIP MICROCONTROLLERS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。