- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371861 > HMP8115 (Intersil Corporation) NTSC/PAL Video Decoder PDF資料下載
參數(shù)資料
| 型號： | HMP8115 |
| 廠商： | Intersil Corporation |
| 英文描述： | NTSC/PAL Video Decoder |
| 中文描述： | NTSC / PAL視頻解碼器 |
| 文件頁數(shù)： | 11/43頁 |
| 文件大?。?/td> | 183K |
| 代理商： | HMP8115 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁
11
PIXEL OUTPUT PORT
Pixel data is output via the P0-P15 pins. Refer to Table 3 for
the output pin definition as a function of the output mode.
8-BIT YCbCr OUTPUT
The DVALID output pin may be configured to operate in one
of two ways. The configuration is determined by the
DVLD_LTC bit (bit 4) of the GENLOCK CONTROL register
04
H
.
If DVLD_LTC=0, the DVALID output is continuously asserted
during the entire active video time on active scan lines if CLK2
is exactly 2x the desired output sample rate. DVALID being
asserted indicates valid pixel data is present on the P15-P8
pixel outputs. DVALID is never asserted during the blanking
intervals. Refer to Figure 10.
If DLVD_LTC=1, DVALID has the same internal timing as the
first mode, but is ANDed with the CLK2 signal, and the result
is output onto the DVALID pin. This results in a gated CLK2
signal being output during the active video time on active
scan lines. Refer to Figure 11.
If 8-bit YCbCr data is generated, it is output following each
rising edge of CLK2. The YCbCr data is multiplexed as [Cb Y
Cr Y
′
Cb Y Cr Y
′
...], with the first active data each scan line
containing Cb data. The pixel output timing is shown in Fig-
ures 10 and 11.
BLANK, HSYNC, VSYNC, DVALID, VBIVALID, and FIELD
are output following the rising edge of CLK2. When BLANK
is asserted and VBIVALID is deasserted, the YCbCr outputs
have a value of 16 for Y and 128 for Cb and Cr.
NOTE:
7. The line numbering for PAL (M) followings NTSC (M) line count minus 3 per the video standards.
FIGURE 9. TYPICAL ACTIVE VIDEO REGIONS
LINES 1 - 22 NOT ACTIVE
NTSC M
PAL B, D, G, H, I, N, N
C
ODD FIELD
LINES 263 - 284 NOT ACTIVE
EVEN FIELD
LINES 1 - 22 NOT ACTIVE
LINES 311 - 335 NOT ACTIVE
858
NUMBER OF PIXELS
RECTANGULAR (SQUARE)
TOTAL PIXELS
ACTIVE PIXELS
720
(780)
(640)
864
TOTAL PIXELS
ACTIVE PIXELS
720
(944)
(768)
SYNC AND
BACK
PORCH
FRONT
PORCH
VERTICAL
BLANKING
NTSC
PAL
480 ACTIVE
LINES/FRAME
(NTSC, PAL M)
576 ACTIVE
LINES/FRAME
(PAL)
(LINES 23-262)
240 ACTIVE LINES
PER FIELD
(LINES 285 - 524)
240 ACTIVE LINES
PER FIELD
LINE 525
NOT ACTIVE
(LINES 23 - 310)
288 ACTIVE LINES
PER FIELD
LINES 624-625
NOT ACTIVE
(LINES 336 - 623)
288 ACTIVE LINES
PER FIELD
TABLE 3. PIXEL OUTPUT FORMATS
PIN NAME
8-BIT, 4:2:2, YCbCr
16-BIT, 4:2:2, YCbCr
15-BIT, RGB, (5,5,5)
BT.656
P0
P1
P2
P3
P4
P5
P6
P7
0
0
0
0
0
0
0
0
Cb0, Cr0
Cb1, Cr1
Cb2, Cr2
Cb3, Cr3
Cb4, Cr4
Cb5, Cr5
Cb6, Cr6
Cb7, Cr7
B0
B1
B2
B3
B4
G0
G1
G2
B0
B1
B2
B3
B4
G0
G1
G2
0
0
0
0
0
0
0
0
P8
P9
P10
P11
P12
P13
P14
P15
Y0, Cb0, Cr0
Y1, Cb1, Cr1
Y2, Cb2, Cr2
Y3, Cb3, Cr3
Y4, Cb4, Cr4
Y5, Cb5, Cr5
Y6, Cb6, Cr6
Y7, Cb7, Cr7
Y0
Y1
Y2
Y3
Y4
Y5
Y6
Y7
G3
G4
R0
R1
R2
R3
R4
0
G3
G4
G5
R0
R1
R2
R3
R4
YCbCr Data,
Ancillary Data,
SAV and EAV
Sequences
HMP8115
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HMP8115CN | NTSC/PAL Video Decoder |
| HMR100 | Hadware Manual |
| HMR-100 | Hadware Manual |
| HMS188CWHRLP-20 | x8 SRAM |
| HMS188CS-15 | x8 SRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HMP8115CN | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:NTSC/PAL Video Decoder |
| HMP8116 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:NTSC/PAL Video Decoder |
| HMP8116CN | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:NTSC/PAL Video Decoder |
| HMP8117 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:NTSC/PAL Video Decoder |
| HMP8117_07 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:NTSC/PAL Video Decoder |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。