- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370499 > HDMP-1546 Fibre Channel Transceiver Chip PDF資料下載
參數(shù)資料
| 型號： | HDMP-1546 |
| 英文描述： | Fibre Channel Transceiver Chip |
| 中文描述： | 光纖通道收發(fā)器芯片 |
| 文件頁數(shù)： | 7/15頁 |
| 文件大小： | 259K |
| 代理商： | HDMP-1546 |
702
Absolute Maximum Ratings
T
A
= 25
°
C, except as specified. Operation in excess of any one of these conditions may result in permanent
damage to this device.
Symbol
Parameter
V
CC
Supply Voltage
V
IN,TTL
TTL Input Voltage
V
IN,HS_IN
HS_IN Input Voltage
I
O,TTL
TTL Output Source Current
T
stg
Storage Temperature
T
j
Junction Operating Temperature
Units
V
V
V
mA
°
C
°
C
Min.
-0.5
-0.7
2.0
Max.
5.0
V
CC
+ 0.7
V
CC
13
+130
+130
-40
0
Guaranteed Operating Rates
T
A[1]
= 0
°
C to +60
°
C, V
CC
= 3.15 V to 3.45 V
Parallel Clock Rate (MHz)
Min.
106.20
Serial Baud Rate (MBaud)
Min.
1062.0
Max.
106.30
Max.
1063.0
Note:
1. Device tested and characterized under T
A
conditions specified, with T
C
monitored at
approximately 20
°
higher than T
A
.
Transceiver Reference Clock Requirements
T
A[1]
= 0
°
C to +60
°
C, V
CC
= 3.15 V to 3.45 V
Symbol
f
Nominal Frequency (for Fibre Channel Compliance)
F
tol
Frequency Tolerance
Symm
Symmetry (Duty Cycle)
Parameter
Unit
MHz
ppm
%
Min.
106.20
-100
40
Typ.
106.25
Max.
106.30
+100
60
Note:
1. Device tested and characterized under T
A
conditions specified, with T
C
monitored at approximately 20
°
higher than T
A
.
DC Electrical Specifications
T
A[1]
= 0
°
C to +60
°
C, V
CC
= 3.15 V to 3.45 V
Symbol
V
IH,TTL
TTL Input High Voltage Level, Guaranteed High Signal
for All Inputs
V
IL,TTL
TTL Input Low Voltage Level, Guaranteed Low Signal for
All Inputs
V
OH,TTL
TTL Output High Voltage Level, I
OH
= -400
μ
A
V
OL,TTL
TTL Output Low Voltage Level, I
OL
= 1 mA
I
IH,TTL
Input High Current (Magnitude), V
IN
= V
CC
I
IL-TTL
Input Low Current (Magnitude), V
IN
= 0 Volts
I
CC,TRx[2,3]
Transceiver V
CC
Supply Current, T
A
= 25
°
C
Parameter
Unit
V
Min.
2
Typ.
Max.
V
CC
V
0
0.8
V
V
μ
A
μ
A
mA
2.2
0
V
CC
0.6
40
-600
0.004
-325
220
Notes:
1. Device tested and characterized under T
A
conditions specified, with T
C
monitored at approximately 20
°
higher than T
A
.
2. Measurement Conditions: Tested sending 1062.5 MBd PRBS 2
7
-1 sequence from a serial BERT with both DOUT outputs biased
with 150
resistors.
3. Typical specified with V
CC
= 3.3 volts, maximum specified with V
CC
= 3.45 volts.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HDMP-1546A | Fibre Channel Transceiver Chip(光纖通道收發(fā)器芯片) |
| HDMP-1536A | Fibre Channel Transceiver Chip(光纖通道收發(fā)器芯片) |
| HDMP-1636 | Software |
| HDMP-1646 | Gigabit Ethernet Transceiver Chip |
| HDMP-1646A | Gigabit Ethernet Serialize/Deserialize (SerDes) IC(千兆位以太網(wǎng)串行器/解串行器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HDMP-1546A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:IC-TRANSCEIVER |
| HDMP-1636 | 制造商:AGILENT 制造商全稱:AGILENT 功能描述:Gigabit Ethernet Transceiver Chip |
| HDMP-1636A | 制造商:AGILENT 制造商全稱:AGILENT 功能描述:Gigabit Ethernet and Fibre Channel SerDes ICs |
| HDMP-1636AG | 制造商:PMC-Sierra 功能描述:1.06/1.25 GB SerDes for GB EOL301107 |
| HDMP-1637A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:1.25 GBd SerDes Circuit with Differential PECL Clock Inputs for Gigabit Ethernet Applications |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。