
ii
3.2.2
3.2.3
3.2.4
3.2.5
3.2.6
3.2.7
Bus Width of the CS0 Area................................................................................................ 122
Clock Operating Mode Settings............................................................................ 107
Connecting a Crystal Resonator............................................................................ 110
External Clock Input............................................................................................. 111
Operating Frequency Selection by Register ......................................................... 112
Clock Modes and Frequency Ranges.................................................................... 120
Notes on Board Design......................................................................................... 121
3.3
Section 4
4.1
Exception Handling
........................................................................................ 123
Overview............................................................................................................................ 123
4.1.1
Types of Exception Handling and Priority Order................................................. 123
4.1.2
Exception Handling Operations............................................................................ 125
4.1.3
Exception Vector Table........................................................................................ 126
Resets................................................................................................................................. 129
4.2.1
Types of Resets..................................................................................................... 129
4.2.2
Power-On Reset.................................................................................................... 129
4.2.3
Manual Reset........................................................................................................ 130
Address Errors.................................................................................................................... 130
4.3.1
Sources of Address Errors.................................................................................... 130
4.3.2
Address Error Exception Handling....................................................................... 132
Interrupts............................................................................................................................ 133
4.4.1
Interrupt Sources................................................................................................... 133
4.4.2
Interrupt Priority Levels........................................................................................ 134
4.4.3
Interrupt Exception Handling ............................................................................... 134
Exceptions Triggered by Instructions................................................................................ 135
4.5.1
Instruction-Triggered Exception Types................................................................ 135
4.5.2
Trap Instructions................................................................................................... 135
4.5.3
Illegal Slot Instructions......................................................................................... 136
4.5.4
General Illegal Instructions................................................................................... 136
When Exception Sources Are Not Accepted..................................................................... 137
4.6.1
Immediately after a Delayed Branch Instruction.................................................. 137
4.6.2
Immediately after an Interrupt-Disabled Instruction............................................ 137
4.6.3
Instructions in Repeat Loops................................................................................ 138
Stack Status after Exception Handling .............................................................................. 139
Usage Notes ....................................................................................................................... 140
4.8.1
Value of Stack Pointer (SP).................................................................................. 140
4.8.2
Value of Vector Base Register (VBR).................................................................. 140
4.8.3
Address Errors Caused by Stacking of Address Error Exception Handling ........ 140
4.8.4
Manual Reset during Register Access.................................................................. 140
4.2
4.3
4.4
4.5
4.6
4.7
4.8
Section 5
5.1
Interrupt Controller (INTC)
......................................................................... 141
Overview............................................................................................................................ 141
5.1.1
Features................................................................................................................. 141