
xii
16.4.4 Buffer Operation................................................................................................... 679
16.4.5 PWM Modes......................................................................................................... 683
16.4.6 Phase Counting Mode........................................................................................... 688
16.5 Interrupts............................................................................................................................ 693
16.5.1 Interrupt Sources and Priorities............................................................................ 693
16.5.2 DMAC Activation ................................................................................................ 694
16.6 Operation Timing............................................................................................................... 695
16.6.1 Input/Output Timing............................................................................................. 695
16.6.2 Interrupt Signal Timing ........................................................................................ 699
16.7 Usage Notes ....................................................................................................................... 702
Section 17 Hitachi User Debug Interface (H-UDI)
.................................................... 713
17.1 Overview............................................................................................................................ 713
17.1.1 Features................................................................................................................. 713
17.1.2 H-UDI Block Diagram.......................................................................................... 714
17.1.3 Pin Configuration.................................................................................................. 715
17.1.4 Register Configuration.......................................................................................... 715
17.2 External Signals ................................................................................................................. 716
17.2.1 Test Clock (TCK) ................................................................................................. 716
17.2.2 Test Mode Select (TMS) ...................................................................................... 716
17.2.3 Test Data Input (TDI)........................................................................................... 716
17.2.4 Test Data Output (TDO)....................................................................................... 716
17.2.5 Test Reset (
TRST
)................................................................................................ 717
17.3 Register Descriptions......................................................................................................... 717
17.3.1 Instruction Register (SDIR).................................................................................. 717
17.3.2 Status Register (SDSR)......................................................................................... 719
17.3.3 Data Register (SDDR).......................................................................................... 720
17.3.4 Bypass Register (SDBPR).................................................................................... 720
17.3.5 Boundary scan register (SDBSR)......................................................................... 720
17.3.6 ID code register (SDIDR)..................................................................................... 732
17.4 Operation............................................................................................................................ 733
17.4.1 TAP Controller...................................................................................................... 733
17.4.2 H-UDI Interrupt and Serial Transfer .................................................................... 734
17.4.3 H-UDI Reset......................................................................................................... 737
17.5 Boundary Scan................................................................................................................... 737
17.5.1 Supported Instructions.......................................................................................... 737
17.5.2 Notes on Use......................................................................................................... 739
17.6 Usage Notes ....................................................................................................................... 739
Section 18 Pin Function Controller (PFC)
.................................................................... 741
18.1 Overview............................................................................................................................ 741
18.2 Register Configuration....................................................................................................... 743
18.3 Register Descriptions......................................................................................................... 743