- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370452 > HCPL-788J Isolation Amplifier with Short Circuit and Overload Detection(具有短路和過載保護(hù)功能的隔離放大器) PDF資料下載
參數(shù)資料
| 型號(hào)： | HCPL-788J |
| 元件分類： | 運(yùn)動(dòng)控制電子 |
| 英文描述： | Isolation Amplifier with Short Circuit and Overload Detection(具有短路和過載保護(hù)功能的隔離放大器) |
| 中文描述： | 隔離放大器短路和過載檢測(cè)（具有短路和過載保護(hù)功能的隔離放大器） |
| 文件頁數(shù)： | 8/20頁 |
| 文件大?。?/td> | 277K |
| 代理商： | HCPL-788J |
8
Notes:
0
1. In accordance with UL1577, each optocoupler is proof tested by applying an insulation test voltage
≥
4200 Vrms for 1 second
(leakage detection current limit, I
I-O
≤
5
μ
A). This test is performed before the 100% production test for partial discharge
(method b) shown in VDE 0884 Insulation Characteristic Table, if applicable.
0
2. The Input-Output Momentary Withstand Voltage is a dielectric voltage rating that should not be interpreted as an input-output
continuous voltage rating. For the continuous voltage rating refer to your equipment level safety specification or VDE0884
insulation characteristics table.
0
3. Device considered a two terminal device: pins 1-8 shorted together and pins 9-16 shorted together.
0
4. V
DD1
must be applied to both pins 5 and 7. V
DD2
must be applied to both pins 10 and 15.
0
5. If V
REF
exceeds V
DD2
(due to power-up sequence, for example), the current into pin 11 (I
REF
) should be limited to 20 mA or less.
0
6. Input Offset voltage is defined as the DC Input voltage required to obtain an output voltage (at pin 12) of V
REF
/2.
0
7. This is the Absolute Value of Input Offset Change vs. Temperature.
0
8. This is the Absolute Value of V
OUT
Gain Change vs. Temperature.
0
9. |V
IN+
| must exceed this amount in order for the FAULT output to be activated.
10. ABSVAL is derived from V
OUT
(which has the gain and offset tolerances stated earlier). ABSVAL is 0 V when V
IN
= 0 V and increases
toward V
REF
as V
IN
approaches +256 mV or -256 mV.
ε
ABS
is the difference between the actual ABSVAL output and what ABSVAL
should be, given the value of V
OUT
.
ε
ABS
is expressed in terms of
percent of full scale and is defined as |ABSVAL - 2 x | V
OUT
- V
REF
/ 2| | x 100.
V
REF
11. CMRR
IN
is defined as the ratio of the gain for differential inputs applied between pins 1 and 2 to the gain for common mode inputs
applied to both pins 1 and 2 with respect to pin 8.
12. The signal-to-noise ratio of the HCPL-788J can be improved with the addition of an external low pass filter to the output. See
Frequently Asked Question #4.2 in the Applications Information Section at the end of this data sheet.
13. As measured from 50% of V
IN
to 50% of V
OUT
.
14. This is the amount of time from when the FAULT Detection Threshold (230 mV
≤
V
THF
≤
280 mV) is exceeded to when the
FAULT output goes low.
15. This is the amount of time for the FAULT Output to return to a high state once the FAULT Detection Threshold (230 mV
≤
V
THF
≤
280 mV) is no longer exceeded.
16. Input pulses shorter than the fault rejection pulse width (t
REJECT
), will not activate the FAULT (pin 14) output. See Frequently
Asked Question #2.3 in the Applications Information Section at the end of this data sheet for additional detail on how to avoid false
tripping of the FAULT output due to cable capacitance charging transients.
17. CMTI is also known as Common Mode Rejection or Isolation Mode Rejection. It is tested by applying an exponentially rising/falling
voltage step on pin 8 (GND1) with respect to pin 9 (GND2). The rise time of the test waveform is set to approximately 50 ns. The
amplitude of the step is adjusted until V
OUT
(pin 12) exhibits more than 100 mV deviation from the average output voltage for more
than 1
μ
s. The HCPL-788J will continue to function if more than 10 kV/
μ
s common mode slopes are applied, as long as the break-
down voltage limitations are observed. [The HCPL-788J still functions with common mode slopes above 10 kV/
μ
s, but output noise
may increase to as much as 600 mV peak to peak.]
18. CMRR is defined as the ratio of differential signal gain (signal applied differentially between pins 1 and 2) to the common mode gain
(input pins tied to pin 8 and the signal applied between the input and the output of the isolation amplifier) at 60 Hz, expressed in dB.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HCPL-810J | PLC Powerline DAA IC |
| HCPL-J314 | 0.4 Amp Output Current IGBT Gate Drive Optocoupler(0.4 放大輸出電流 IGBT門驅(qū)動(dòng)光耦合器) |
| HCPL-J454 | High CMR, High Speed Optocouplers(高CMR，高速光耦合器) |
| HCPL-0454 | High CMR, High Speed Optocouplers(高CMR，高速光耦合器) |
| HCPL-J456 | Intelligent Power Module and Gate Drive Interface Optocouplers(智能功率模塊和門驅(qū)動(dòng)接口光耦合器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HCPL-788J#500 | 功能描述:隔離放大器 4.5 - 5.5 SV RoHS:否 制造商:Texas Instruments 輸入補(bǔ)償電壓:1.5 mV 共模抑制比（最小值）:95 dB 帶寬:60 KHz 工作電源電壓:3.3 V 電源電流:8 mA 工作溫度范圍:- 40 C to + 105 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOP-8 封裝:Tube |
| HCPL-788J/EVAL | 制造商:Avago Technologies 功能描述: |
| HCPL-788J-000E | 功能描述:隔離放大器 4.5 - 5.5 SV RoHS:否 制造商:Texas Instruments 輸入補(bǔ)償電壓:1.5 mV 共模抑制比（最小值）:95 dB 帶寬:60 KHz 工作電源電壓:3.3 V 電源電流:8 mA 工作溫度范圍:- 40 C to + 105 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOP-8 封裝:Tube |
| HCPL-788J-500E | 功能描述:隔離放大器 4.5 - 5.5 SV RoHS:否 制造商:Texas Instruments 輸入補(bǔ)償電壓:1.5 mV 共模抑制比（最小值）:95 dB 帶寬:60 KHz 工作電源電壓:3.3 V 電源電流:8 mA 工作溫度范圍:- 40 C to + 105 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOP-8 封裝:Tube |
| HCPL-800J | 功能描述:緩沖器和線路驅(qū)動(dòng)器 PLC Powerline DAA IC RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。