![](http://datasheet.mmic.net.cn/280000/HB54A2568KN_datasheet_16063130/HB54A2568KN_5.png)
HB54A2568KN-A75B/B75B/10B
Preliminary Data Sheet E0148H20 (Ver. 2.0)
5
Serial PD Matrix*
1
Byte No.
Function described
Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 Hex value
Comments
0
Number of bytes utilized by module
manufacturer
Total number of bytes in serial PD
device
1
0
0
0
0
0
0
0
80
128
1
0
0
0
0
1
0
0
0
08
256 byte
2
Memory type
0
0
0
0
0
1
1
1
07
SDRAM DDR
3
Number of row address
0
0
0
0
1
1
0
1
0D
13
4
Number of column address
0
0
0
0
1
0
0
1
09
9
5
Number of DIMM banks
0
0
0
0
0
0
1
0
02
2
6
Module data width
0
1
0
0
0
0
0
0
40
64 bits
7
Module data width continuation
0
0
0
0
0
0
0
0
00
0 (+)
8
Voltage interface level of this assembly 0
0
0
0
0
1
0
0
04
SSTL 2.5V
9
DDR SDRAM cycle time, CL = X
-A75B
-B75B
0
1
1
1
0
0
0
0
70
CL = 2.5*
5
0
1
1
1
0
1
0
1
75
-10B
1
0
0
0
0
0
0
0
80
10
SDRAM access from clock (tAC)
-A75B/B75B
0
1
1
1
0
0
0
0
70
0.7ns*
5
-10B
1
0
0
0
0
0
0
0
80
0.8ns*
5
11
DIMM configuration type
0
0
0
0
0
0
0
0
00
Non-parity
12
Refresh rate/type
1
0
0
0
0
0
1
0
82
7.8 μs
Self refresh
×
16
13
Primary SDRAM width
0
0
0
1
0
0
0
0
10
14
Error checking SDRAM width
0
0
0
0
0
0
0
0
00
Not used
15
SDRAM device attributes:
Minimum clock delay back-to-back
column access
SDRAM device attributes:
Burst length supported
SDRAM device attributes: Number of
banks on SDRAM device
SDRAM device attributes:
/CAS latency
SDRAM device attributes:
/CS latency
SDRAM device attributes:
/WE latency
0
0
0
0
0
0
0
1
01
1 CLK
16
0
0
0
0
1
1
1
0
0E
2, 4, 8
17
0
0
0
0
0
1
0
0
04
4
18
0
0
0
0
1
1
0
0
0C
2, 2.5
19
0
0
0
0
0
0
0
1
01
0
20
0
0
0
0
0
0
1
0
02
1
21
SDRAM module attributes
0
0
1
0
0
0
0
0
20
Unbuffered
22
SDRAM device attributes: General
1
0
0
0
0
0
0
0
80
± 0.2V
23
Minimum clock cycle time at
CLX - 0.5
-A75B
0
1
1
1
0
1
0
1
75
CL = 2*
5
-B75B/10B
1
0
1
0
0
0
0
0
A0
24
Maximum data access time (tAC) from
clock at CLX - 0.5
-A75B/B75B
0
1
1
1
0
0
0
0
70
0.7ns*
5
-10B
1
0
0
0
0
0
0
0
80
0.8ns*
5
25
Minimum clock cycle time at
CLX - 1
Maximum data access time (tAC) from
clock at CLX - 1
0
0
0
0
0
0
0
0
00
26
0
0
0
0
0
0
0
0
00
27
Minimum row precharge time (tRP)
0
1
0
1
0
0
0
0
50
20ns