參數(shù)資料
型號(hào): GT3200
廠商: SMSC Corporation
英文描述: USB2.0 PJY IC
中文描述: USB2.0接口PJY集成電路
文件頁(yè)數(shù): 27/51頁(yè)
文件大?。?/td> 1462K
代理商: GT3200
USB2.0 PHY IC
SMSC GT3200, SMSC USB3250
22
Revision 1.3 (10-05-04)
DATASHEET
The behavior of the Transmit State Machine is described below.
Asserting a RESET forces the transmit state machine into the Reset state which negates
TXREADY. When RESET is negated the transmit state machine will enter a wait state.
The SIE asserts TXVALID to begin a transmission.
After the SIE asserts TXVALID it can assume that the transmission has started when it detects
TXREADY has been asserted.
The SIE must assume that the PHY has consumed a data byte if TXREADY and TXVALID are
asserted on the rising edge of CLKOUT.
The SIE must have valid packet information (PID) asserted on the TXDATA bus coincident with the
assertion of TXVALID.
TXREADY is sampled by the SIE on the rising edge of CLKOUT.
The SIE negates TXVALID to complete a packet. Once negated, the transmit logic will never
reassert TXREADY until after the EOP has been generated. (TXREADY will not re-assert until
TXVALID asserts again).
The PHY is ready to transmit another packet immediately, however the SIE must conform to the
minimum inter-packet delays identified in the USB2.0 specification.
7.5
RX Logic
This block receives serial data from the CRC block and processes it to be transferred to the SIE on
the RXDATA bus. The processing involved includes NRZI decoding, bit unstuffing, and serial to
parallel conversion. Upon valid assertion of the proper RX control lines by the RX State Machine, the
RX Logic block will provide bytes to the RXDATA bus as shown in the figures below. The behavior of
the Receive State Machine is described below.
Figure 7.6 Transmit Timing for 16-bit Data, Odd Byte Count
CLK30
DATA[7:0]
TXREADY
TXVALID
DP/DM
PID
DATA
SYNC
DATA
DATA
DATA
DATA
CRC
CRC
PID
DATA[15:8]
DATA (0)
DATA (1)
DATA (2)
DATA (3)
CRC(HI)
CRC (LO)
0
1
2
3
4
HI
VALIDH
EOP
LO
相關(guān)PDF資料
PDF描述
GT3200-ABZJ USB2.0 PJY IC
GT3200-JD Aluminum Electrolytic Radial Leaded General Purpose Capacitor; Capacitance: 33uF; Voltage: 16V; Case Size: 5x11 mm; Packaging: Bulk
GT3200-JN USB2.0 PJY IC
GT3200-JV USB2.0 PJY IC
GTF701-HS3 2-Line EMI-Filter with ESD -Protection
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GT3200_06 制造商:SMSC 制造商全稱(chēng):SMSC 功能描述:USB2.0 PHY IC
GT3200-ABZJ 制造商:SMSC 制造商全稱(chēng):SMSC 功能描述:USB2.0 PJY IC
GT3200-JD 制造商:Rochester Electronics LLC 功能描述:GAIN TECHNOLOGY - Bulk
GT3200-JN 制造商:SMSC 制造商全稱(chēng):SMSC 功能描述:USB2.0 PJY IC
GT3200-JV 制造商:Microchip Technology 功能描述:PHY 1-CH 12Mbps/480Mbps