- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384360 > GT3200 (SMSC Corporation) USB2.0 PJY IC PDF資料下載
參數(shù)資料
| 型號： | GT3200 |
| 廠商： | SMSC Corporation |
| 英文描述： | USB2.0 PJY IC |
| 中文描述： | USB2.0接口PJY集成電路 |
| 文件頁數(shù)： | 11/51頁 |
| 文件大?。?/td> | 1462K |
| 代理商： | GT3200 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁
USB2.0 PHY IC
SMSC GT3200, SMSC USB3250
6
Revision 1.3 (10-05-04)
DATASHEET
Table 4.2 Data Interface Signals
NAME
DIRECTION
ACTIVE
LEVEL
DESCRIPTION
DATA[15:0]
Bidir
N/A
DATA BUS. 16-BIT BIDIRECTIONAL MODE.
TXVALID
RXVALID
VALIDH
DATA[15:0]
0
0
X
Not used
0
1
0
DATA[7:0] output is valid
for receive
0
1
1
DATA[15:0] output is
valid for receive
1
X
0
DATA[7:0] input is valid
for transmit
1
X
1
DATA[15:0] input is valid
for transmit
DATA BUS. 8-BIT UNIDIRECTIONAL MODE.
TXVALID
RXVALID
DATA[15:0]
0
0
Not used
0
1
DATA[15:8] output is valid for receive
1
X
DATA[7:0] input is valid for transmit
TXVALID
Input
High
Transmit Valid.
Indicates that the TXDATA bus is valid for
transmit. The assertion of TXVALID initiates the transmission of
SYNC on the USB bus. The negation of TXVALID initiates EOP
on the USB.
Control inputs (OPMODE[1:0], TERMSELECT,XCVRSELECT)
must not be changed on the de-assertion or assertion of TXVALID.
The PHY must be in a quiescent state when these inputs are
changed.
TXREADY
Output
High
Transmit Data Ready.
If TXVALID is asserted, the SIE must
always have data available for clocking into the TX Holding
Register on the rising edge of CLKOUT. TXREADY is an
acknowledgement to the SIE that the transceiver has clocked the
data from the bus and is ready for the next transfer on the bus. If
TXVALID is negated, TXREADY can be ignored by the SIE.
VALIDH
Bidir
N/A
Transmit/Receive High Data Bit Valid (used in 16-bit mode
only).
When TXVALID = 1, the 16-bit data bus direction is
changed to inputs. If VALIDH is asserted, DATA[15:0] is valid for
transmission. If deasserted, only DATA[7:0] is valid for
transmission. The DATA bus is driven by the SIE.
When TXVALID = 0 and RXVALID = 1, the 16-bit data bus
direction is changed to outputs. If VALIDH is asserted, the
DATA[15:0] outputs are valid for receive. If deasseted, only
DATA[7:0] is valid for receive. The DATA bus is read by the SIE.
RXVALID
Output
High
Receive Data Valid.
Indicates that the RXDATA bus has received
valid data. The Receive Data Holding Register is full and ready to
be unloaded. The SIE is expected to latch the RXDATA bus on the
rising edge of CLKOUT.
RXACTIVE
Output
High
Receive Active.
Indicates that the receive state machine has
detected Start of Packet and is active.
RXERROR
Output
High
Receive Error.
0: Indicates no error. 1: Indicates a receive error
has been detected. This output is clocked with the same timing as
the RXDATA lines and can occur at anytime during a transfer.
相關PDF資料 |
PDF描述 |
|---|---|
| GT3200-ABZJ | USB2.0 PJY IC |
| GT3200-JD | Aluminum Electrolytic Radial Leaded General Purpose Capacitor; Capacitance: 33uF; Voltage: 16V; Case Size: 5x11 mm; Packaging: Bulk |
| GT3200-JN | USB2.0 PJY IC |
| GT3200-JV | USB2.0 PJY IC |
| GTF701-HS3 | 2-Line EMI-Filter with ESD -Protection |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| GT3200_06 | 制造商:SMSC 制造商全稱:SMSC 功能描述:USB2.0 PHY IC |
| GT3200-ABZJ | 制造商:SMSC 制造商全稱:SMSC 功能描述:USB2.0 PJY IC |
| GT3200-JD | 制造商:Rochester Electronics LLC 功能描述:GAIN TECHNOLOGY - Bulk |
| GT3200-JN | 制造商:SMSC 制造商全稱:SMSC 功能描述:USB2.0 PJY IC |
| GT3200-JV | 制造商:Microchip Technology 功能描述:PHY 1-CH 12Mbps/480Mbps |
發(fā)布緊急采購，3分鐘左右您將得到回復。