- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384358 > GS882V37BB (GSI TECHNOLOGY) 256K x 36 9Mb SCD/DCD Sync Burst SRAM PDF資料下載
參數(shù)資料
| 型號： | GS882V37BB |
| 廠商： | GSI TECHNOLOGY |
| 英文描述： | 256K x 36 9Mb SCD/DCD Sync Burst SRAM |
| 中文描述： | 256K × 36 9Mb以上SCD的/雙氰胺同步突發(fā)靜態(tài)存儲器 |
| 文件頁數(shù)： | 21/27頁 |
| 文件大?。?/td> | 727K |
| 代理商： | GS882V37BB |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當前第21頁第22頁第23頁第24頁第25頁第26頁第27頁
GS882V37BB/D-360/333/300
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.03 3/2005
21/27
2003, GSI Technology
EXTEST
EXTEST is an IEEE 1149.1 mandatory public instruction. It is to be executed whenever the instruction register is loaded with all
logic 0s. The EXTEST command does not block or override the RAM’s input pins; therefore, the RAM’s internal state is still
determined by its input pins.
Typically, the Boundary Scan Register is loaded with the desired pattern of data with the SAMPLE/PRELOAD command. Then
the EXTEST command is used to output the Boundary Scan Register’s contents, in parallel, on the RAM’s data output drivers on
the falling edge of TCK when the controller is in the Update-IR state.
Alternately, the Boundary Scan Register may be loaded in parallel using the EXTEST command. When the EXTEST instruction is
selected, the sate of all the RAM’s input and I/O pins, as well as the default values at Scan Register locations not associated with a
pin, are transferred in parallel into the Boundary Scan Register on the rising edge of TCK in the Capture-DR state, the RAM’s
output pins drive out the value of the Boundary Scan Register location with which each output pin is associated.
IDCODE
The IDCODE instruction causes the ID ROM to be loaded into the ID register when the controller is in Capture-DR mode and
places the ID register between the TDI and TDO pins in Shift-DR mode. The IDCODE instruction is the default instruction
loaded in at power up and any time the controller is placed in the Test-Logic-Reset state.
SAMPLE-Z
If the SAMPLE-Z instruction is loaded in the instruction register, all RAM outputs are forced to an inactive drive state (high-
Z) and the Boundary Scan Register is connected between TDI and TDO when the TAP controller is moved to the Shift-DR
state.
RFU
These instructions are Reserved for Future Use. In this device they replicate the BYPASS instruction.
JTAG TAP Instruction Set Summary
Instruction
EXTEST
IDCODE
Code
000
001
Description
Notes
1
1, 2
Places the Boundary Scan Register between TDI and TDO.
Preloads ID Register and places it between TDI and TDO.
Captures I/O ring contents. Places the Boundary Scan Register between TDI and TDO.
Forces all RAM output drivers to High-Z.
Do not use this instruction; Reserved for Future Use.
Replicates BYPASS instruction. Places Bypass Register between TDI and TDO.
Captures I/O ring contents. Places the Boundary Scan Register between TDI and TDO.
GSI private instruction.
Do not use this instruction; Reserved for Future Use.
Replicates BYPASS instruction. Places Bypass Register between TDI and TDO.
Places Bypass Register between TDI and TDO.
SAMPLE-Z
010
1
RFU
011
1
SAMPLE/PRELOAD
GSI
100
101
1
1
RFU
110
1
BYPASS
111
1
Notes:
1.
2.
Instruction codes expressed in binary, MSB on left, LSB on right.
Default instruction automatically loaded at power-up and in test-logic-reset state.
相關PDF資料 |
PDF描述 |
|---|---|
| GS882Z18AB | 9Mb Pipelined and Flow Through Synchronous NBT SRAM |
| GS882Z18AB-133 | 9Mb Pipelined and Flow Through Synchronous NBT SRAM |
| GS882Z18AB-133I | 9Mb Pipelined and Flow Through Synchronous NBT SRAM |
| GS882Z18AB-150 | 9Mb Pipelined and Flow Through Synchronous NBT SRAM |
| GS882Z18AB-150I | 9Mb Pipelined and Flow Through Synchronous NBT SRAM |
相關代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS882V37BB-133I | 制造商:GSI Technology 功能描述:256KX36(9 MEG)SYNCH BURST,"+1 SERIES" SCD, JTAG, FLEXDRIVE - Trays |
| GS882V37BB-300 | 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 1.8V 9MBIT 256KX36 2.2NS 119FBGA - Trays |
| GS882V37BB-300I | 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 1.8V 9MBIT 256KX36 2.2NS 119FBGA - Trays |
| GS882V37BGB-200 | 制造商:GSI Technology 功能描述:256KX36(9 MEG)SYNCH BURST,"+1 SERIES" SCD, JTAG, FLEXDRIVE - Trays |
| GS882V37BGB-200I | 制造商:GSI Technology 功能描述:256KX36(9 MEG)SYNCH BURST,"+1 SERIES" SCD, JTAG, FLEXDRIVE - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復。