- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385311 > GS1559 (Gennum Corporation) GS1559 HD-LINX-TM II Multi-Rate Deserializer with Loop-Through Cable Driver PDF資料下載
參數(shù)資料
| 型號(hào)： | GS1559 |
| 廠商： | Gennum Corporation |
| 英文描述： | GS1559 HD-LINX-TM II Multi-Rate Deserializer with Loop-Through Cable Driver |
| 中文描述： | GS1559的HD - LINX進(jìn)程，商標(biāo)第二多速率解串器與環(huán)通電纜驅(qū)動(dòng)器 |
| 文件頁(yè)數(shù)： | 31/74頁(yè) |
| 文件大小： | 686K |
| 代理商： | GS1559 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)當(dāng)前第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)
GS1559 Data Sheet
30572 - 4
July 2005
31 of 74
4.6 Modes Of Operation
The GS1559 has two basic modes of operation which determine how the lock
detect block controls the integrated reclocker. Master mode is enabled when the
application layer sets the MASTER/SLAVE pin HIGH, and slave mode is enabled
when MASTER/SLAVE is set LOW.
4.6.1 Lock Detect
The lock detect block controls the center frequency of the integrated reclocker to
ensure lock to the received serial digital data stream is achieved, and indicates via
the LOCKED output pin that the device has detected the appropriate sync words.
In Data through mode the detection for appropriate sync words is turned off. The
locked pin is an indication of analog lock.
Lock detection is a continuous process, which begins at device power up or after
a system reset, and continues until the device is powered down or held in reset.
The lock detection algorithm first determines if a valid serial digital input signal has
been presented to the device by sampling the internal carrier_detect signal. As
described in
Carrier Detect Input on page 27
, this signal will be LOW when a good
serial digital input signal has been detected.
If the carrier_detect signal is HIGH, the serial data into the device is considered
invalid, and the VCO frequency will be set to the center of the pull range. The
LOCKED pin will be LOW and all outputs of the device except for the PCLK output
will be muted. Instead, the PCLK output frequency will operate within +/-3% of the
rates shown in
Table 4-16
of
Parallel Output Clock (PCLK) on page 63
.
NOTE: When the device is operating in DVB-ASI slave mode only, the parallel
outputs will not mute when the carrier_detect signal is HIGH. The LOCKED signal
will function normally.
If a valid input signal has been detected, and the device is in master mode, the lock
algorithm will enter a hunt phase where four attempts are made to detect the
presence of either SMPTE TRS sync words or DVB-ASI sync words. At each
attempt, the center frequency of the reclocker will be toggled between 270Mb/s and
1.485Gb/s.
Assuming that a valid SMPTE or DVB-ASI signal has been applied to the device,
asynchronous lock times will be as listed in
Table 2-2
.
In slave mode, the application layer fixes the center frequency of the reclocker such
that the lock algorithm will attempt to lock within the single data rate determined by
the setting of the SD/HD pin. Asynchronous lock times are also listed in the
Table 2-2
.
NOTE: The PCLK output will continue to operate during the lock detection process.
The frequency may toggle between 148MHz and 27MHz when the 20bit/10bit pin
is set LOW, or between 74MHz and 13.5MHz when 20bit/10bit is set HIGH.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GS1559-CB | GS1559 HD-LINX-TM II Multi-Rate Deserializer with Loop-Through Cable Driver |
| GS1559-CBE2 | GS1559 HD-LINX-TM II Multi-Rate Deserializer with Loop-Through Cable Driver |
| GS2905 | 500mA CMOS LDO Voltage Regulator |
| GS2905X15 | 500mA CMOS LDO Voltage Regulator |
| GS2905X18 | 500mA CMOS LDO Voltage Regulator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS1559_08 | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:HD-LINX II Multi-Rate Deserializer with Loop-Through Cable Driver |
| GS1559-CB | 制造商:Semtech Corporation 功能描述: 制造商:Semtech Corporation 功能描述:HD/SD/ASI Receiver |
| GS1559CBE2 | 制造商:Gennum Corporation 功能描述:DESERIALISER HD/SDI/ASI W/DRV 100BGA 制造商:Gennum Corporation 功能描述:DESERIALISER, HD/SDI/ASI, W/DRV, 100BGA |
| GS1559-CBE2 | 功能描述:RF, RFID, WIRELESS RoHS:是 類別:集成電路 (IC) >> 接口 - 串行器，解串行器 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 功能:解串器 數(shù)據(jù)速率:2.5Gbps 輸入類型:串行 輸出類型:并聯(lián) 輸入數(shù):- 輸出數(shù):24 電源電壓:1.8 V ~ 3.3 V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:64-TQFP 裸露焊盤 供應(yīng)商設(shè)備封裝:64-TQFP-EP（10x10） 包裝:管件 |
| GS1560 | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:HD-LINX II Voltage Controlled Oscillator |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。