- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375997 > GF9331 GF9331 - HDTV/SDTV Motion Co-processor PDF資料下載
參數(shù)資料
| 型號(hào)： | GF9331 |
| 英文描述： | GF9331 - HDTV/SDTV Motion Co-processor |
| 中文描述： | GF9331 -高清/標(biāo)清運(yùn)動(dòng)協(xié)處理器 |
| 文件頁數(shù)： | 26/34頁 |
| 文件大?。?/td> | 550K |
| 代理商： | GF9331 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當(dāng)前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁
GENNUM CORPORATION
18283 - 3
26
G
9. MODES OF OPERATION
The GF9330 supports stand-alone, co-processor enabled,
pass-through and film rate down conversion modes of
operation. Table 6 shows the basic operating modes for the
GF9330 as selected using the MODE[2:0] control bits or
through the host interface using the MODE[2:0] register,
Address [0][7:5].
9.1 De-Interlacing Mode (MODE=000)
When set to operate as a de-interlacer the GF9330 can
operate as a
“
stand-alone
”
device performing motion
adaptive processing. To enable multi-directional edge and
vertical motion detection the GF9330 must be connected to
the GF9331 as described in Section 3.
Segmented frame to progressive frame conversion is also
supported in this mode. This function is performed when
the progressive segmented frame input video format is
selected on either the external pins or host interface
register STD[4:0].
9.2 De-interlacing Mode with pull-down compensation
(MODE=001)
When set to operate in this mode, the GF9330 can operate
as a
“
stand-alone
”
device performing motion adaptive
processing with added 3:2 pull-down compensation. To
enable multi-directional edge and vertical motion detection
the GF9330 must be connected to the GF9331 as
described in Section 3.
The GF9330 will provide 3:2 sequence compensation
(field merging) for film source material. When using internal
3:2 sequence detection, the GF9330 will perform "field-
merging" for 3:2 sequences, or will revert to VT processing
when no 3:2 sequence is identified. The 3:2 sequence can
be internally detected (host interface bit, MODE_32 = 0), or
supplied via the external sequence pins (XSEQ[3:0]) for
MODE_32 = HIGH. With the external sequence selected,
the device will revert back to VT processing if the external
sequence pins have an invalid code (i.e. A to F). The
XSEQ[3:0] value should be changed during the sixth blank
line of each vertical blanking interval.
Fig.11 Sequence Detection Input Signals
9.3 Film Rate Down Conversion Mode (MODE= 010)
When configured to operate as a Film Rate Down Converter,
the GF9330 removes 3:2 sequences from the input video
stream and outputs 24Hz progressive scan video. No
filtering of the signal is performed in this mode of operation.
The external 3:2 sequence pins (XSEQ[3:0]) are used in this
mode, the setting of the MODE_32 bit has no effect.
Note: In this mode, 3:2 compensation remains in effect at all
times.
9.4 Film Rate Down Conversion Mode, Segmented Frame
Output (MODE= 011)
This mode operates in the same manner as the Film Rate
Down Converter mode, but outputs the progressive scan
video in segmented frame format.
9.5 Video Pass Through Mode (MODE=111)
The GF9330, operating in Pass-through Mode, will pass
through only the active portion of the input video signal. All
other ancillary data will be lost from the input data stream.
TABLE 6: Modes of Operation: MODE[2:0]
MODE[2:0]
DESCRIPTION
000
Motion adaptive de-interlacing of input video
signal.
001
De-interlacing of input video signal with pull-
down compensation.
010
Film rate down conversion mode
(60Hz -> 24Hz).
011
Film rate down conversion mode (60Hz -> 24Hz
Segmented Frame)
100 to 110
Reserved
111
Video pass through mode.
A
B
O
E
Original Film
Material (24p)
GF9330 Video
Input (30i)
O
E
O
E
O
E
O
E
C
D
SEQUENCE
(XSEQ[3:0])
1
0
2
3
4
5
6
7
8
9
0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GF9410 | TRANSISTOR | MOSFET | N-CHANNEL | 30V V(BR)DSS | 7A I(D) | SO |
| GF9926 | TRANSISTOR | MOSFET | MATCHED PAIR | N-CHANNEL | 20V V(BR)DSS | 6A I(D) | SO |
| GF9926D | TRANSISTOR | MOSFET | N-CHANNEL | 20V V(BR)DSS | 6A I(D) | CHIP |
| GH06505T1A | LASER DIODE |
| GH06507B1A | LASER DIODE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GF9331-CBP | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:DTV/SDTV Motion Co-processor |
| GF9351A-CBE2 | 制造商:Sigma Designs 功能描述:IC IMAGE PROCESSOR 10BIT DUAL |
| GF9410\5B | 功能描述:MOSFET N-Channel 30V 2A RoHS:否 制造商:STMicroelectronics 晶體管極性:N-Channel 汲極/源極擊穿電壓:650 V 閘/源擊穿電壓:25 V 漏極連續(xù)電流:130 A 電阻汲極/源極 RDS（導(dǎo)通）:0.014 Ohms 配置:Single 最大工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:Max247 封裝:Tube |
| GF9450C-CBE3 | 制造商:Sigma Designs 功能描述:IC VIDEO PROCESSOR 10BIT 701HSBG |
| GF9452A-CBE3 | 制造商:Sigma Designs 功能描述:IC VIDEO PROCESSOR 12BIT 725HSBG |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。