- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄370311 > GCIXP1250-166 Microprocessor PDF資料下載
參數(shù)資料
| 型號(hào)： | GCIXP1250-166 |
| 英文描述： | Microprocessor |
| 中文描述： | 微處理器 |
| 文件頁(yè)數(shù)： | 12/148頁(yè) |
| 文件大?。?/td> | 1601K |
| 代理商： | GCIXP1250-166 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)當(dāng)前第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)
Intel
IXP1250 Network Processor
12
Datasheet
2.4
FBI Unit and the IX Bus
The FBI Unit is responsible for servicing fast peripherals, such as MAC-layer devices, on the IX
Bus. This includes moving data to and from the IXP1250 Receive and Transmit FIFOs.
The IX Bus provides a 4.4 Gbps interface to peripheral devices. The IX Bus was specifically
designed to provide a simple and efficient interface. The IX Bus can be configured as either a
64-bit bidirectional bus or as two 32-bit unidirectional buses. The maximum operating frequency
of the IX Bus is 104 MHz.
Two IXP1250 devices can be placed on a single IX Bus in shared IX Bus mode. This option is
supported only in 64-bit bidirectional mode.
The FBI Unit contains the Transmit and Receive FIFO elements, control and status registers
(CSRs), a 4 Kbyte Scratchpad RAM, and a Hash Unit for generating 48- and 64-bit hash keys. It
also contains the drivers and receivers for the IX Bus.
The IX Bus consists of 64 data pins, 23 control pins, and a clock input pin. A sideband bus
operating in parallel to the IX Bus, called the Ready Bus, consists of eight additional data pins and
five control pins.
The Ready Bus is synchronous to the IX Bus clock, but operation is controlled by a programmable
hardware sequencer. Ready Bus cycles are separate and distinct from IX Bus cycles. Up to twelve
sequencer commands are loaded at chip initialization time, and run in a continuous loop. The
commands can consist of sampling FIFO status for the IX Bus devices, sending Flow Control
messages to MAC devices, and reads/writes to other IXP1250 devices as required by the
application design. Refer to the
IXP1250 Network Processor Hardware Reference Manual
for
specific details on using the Ready Bus.
2.4.1
IX Bus Access Behavior
There are two basic modes of IX Bus operation. This is a configuration option only and is not
intended to be used
“
on the fly
”
to switch between modes.
64-Bit Bidirectional Mode
The entire 64-bit data path FDAT[63:0] is used for reads or writes to IX Bus devices. The
IXP1250 always drives and receives all 64 bits of the IX Bus in this mode. Valid bytes are
indicated on the FBE_L[7:0] signals driven by the IXP1250 during writes and by the IX Bus
slave device on reads.
32-Bit Unidirectional Mode
The IX Bus is split into independent 32-bit transmit and 32-bit receive data paths. Transmit
data is driven on FDAT[63:32] and receive data is input on FDAT[31:0]. In this mode, the
transmit path is always driven. The receive path is an input during receive cycles and driven by
the IXP1250 during device reset cycles or during prolonged idle time on the bus. Valid bytes
are identified for the transmit path by the FBE_L[7:4] signals. Valid bytes are identified for the
receive path by the FBE_L[3:0] signals.
Each basic mode has two additional modes depending on the number of IX Bus devices and ports
being used: 1-2 MAC mode for one or two slave devices, and 3+ MAC mode when using three to
seven slave devices. Bus timing and the functions of the IX Bus signals are slightly different in
each mode. These functional definitions per IX Bus mode are listed in
Section 3.6
and
Section 3.7
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GCIXP1250-200 | Microprocessor |
| GCIXP1250-232 | Microprocessor |
| GCK101 | Analog IC |
| GCK131 | Microcontroller |
| GCM-3.15A | Fuse |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GCIXP1250BA | 功能描述:IC MPU NETWORK 166MHZ 520-BGA RoHS:否 類(lèi)別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標(biāo)準(zhǔn)包裝:40 系列:MPC83xx 處理器類(lèi)型:32-位 MPC83xx PowerQUICC II Pro 特點(diǎn):- 速度:267MHz 電壓:0.95 V ~ 1.05 V 安裝類(lèi)型:表面貼裝 封裝/外殼:516-BBGA 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:516-PBGAPGE（27x27） 包裝:托盤(pán) |
| GCIXP1250BB | 功能描述:IC MPU NETWORK 200MHZ 520-BGA RoHS:否 類(lèi)別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標(biāo)準(zhǔn)包裝:40 系列:MPC83xx 處理器類(lèi)型:32-位 MPC83xx PowerQUICC II Pro 特點(diǎn):- 速度:267MHz 電壓:0.95 V ~ 1.05 V 安裝類(lèi)型:表面貼裝 封裝/外殼:516-BBGA 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:516-PBGAPGE（27x27） 包裝:托盤(pán) |
| GCIXP1250BC | 功能描述:IC MPU NETWORK 232MHZ 520-BGA RoHS:否 類(lèi)別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標(biāo)準(zhǔn)包裝:40 系列:MPC83xx 處理器類(lèi)型:32-位 MPC83xx PowerQUICC II Pro 特點(diǎn):- 速度:267MHz 電壓:0.95 V ~ 1.05 V 安裝類(lèi)型:表面貼裝 封裝/外殼:516-BBGA 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:516-PBGAPGE（27x27） 包裝:托盤(pán) |
| GCJ0335C5C0JR50D | 制造商:MURATA 制造商全稱(chēng):Murata Manufacturing Co., Ltd. 功能描述:Chip Monolithic Ceramic Capacitors |
| GCJ0335C5C1AR50D | 制造商:MURATA 制造商全稱(chēng):Murata Manufacturing Co., Ltd. 功能描述:Chip Monolithic Ceramic Capacitors |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。