參數(shù)資料
型號(hào)： GCIXF1002EDT
英文描述： Controller Miscellaneous - Datasheet Reference
中文描述： 控制器雜項(xiàng)-數(shù)據(jù)表參考
文件頁數(shù)： 73/128頁
文件大小： 1262K
代理商： GCIXF1002EDT
Intel
IXF1002 Dual Port Gigabit Ethernet Controller
Datasheet
73
5.0
CPU Interface Operation
The following sections describe the CPU interface operation.
5.1
CPU Interface
The IXF1002 has a dedicated port for a CPU interface, enabling access to the different registers
without interfering packet transfer through the FIFOs. The CPU interface is generic and supports a
wide range of standard controllers. Each of the two IXF1002 ports has its own independent registers.
Each of the port registers is accessible through an 8/16-bit-wide data bus and a 10-bit-wide address
bus. A specific port is addressed by using the port select signal (cps), which may be considered a part
of the address bus. Each port has a dedicated interrupt signal (cint_l_{i}) to report special events to
the CPU.
The IXF1002 supports two CPU data bus widths: 8 (default) and 16 bit (controlled by the
PORT_MODE<CPUBW> bit). In 16 bit mode, registers are accessible only through an even
numbered address. In 8 bit mode, each byte is accessed independently through its individual
address.
Each control and status register is 2 bytes wide. Network statistic counters are 4 bytes or 6 bytes
wide and require multiple CPU accesses to be fully read.
5.2
Network Management
The IXF1002 includes statistic counters defined by Ethernet SNMP MIB and RMON MIB
standards. Each event counter is 4 byte wide and each byte counter is 6 byte wide.
To assemble each counter value, its bytes must be read from the lower to the upper addresses.
Each counter is accessible through two different addresses. One address will cause the read bytes to
reset, while the other will not. When a counter overflows, it resets automatically, causes the
corresponding bit in the counter overflow status registers (TX_OV_STT and RX_OV_STT) to
assert, and can generate an interrupt if programmed accordingly (see
Section 3.2.2.2
and
Section
3.2.3.12
).
Partial byte reading is also possible. If the exact counter value is not required, the lower counter
bytes may not be read. If the counter is read often through an address that reset its count (with a
100H offset), the upper byte will always remain null and may not be read.
Receive statistic counters are updated according to analysis of the received packet, while ignoring
the IXF1002 filtering mode or the receive FIFO status. When the port is in the disable mode, the
counters are not updated.
相關(guān)PDF資料
PDF描述
GCIXF440AC Controller Miscellaneous - Datasheet Reference
GCIXF440ACT Controller Miscellaneous - Datasheet Reference
GCIXP1250-166 Microprocessor
GCIXP1250-200 Microprocessor
GCIXP1250-232 Microprocessor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GCIXF1012EC.A3-884560 功能描述:IC ETHERNET MAC 12PORT 672-BGA RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:2,450 系列:- 控制器類型:SPI 總線至 I²C 總線橋接 接口:I²C，串行，SPI 電源電壓:2.4 V ~ 3.6 V 電流 - 電源:11mA 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-HVQFN（4x4） 包裝:托盤 配用:568-3511-ND - DEMO BOARD SPI TO I2C 其它名稱:935286452157SC18IS600IBSSC18IS600IBS-ND
GCIXF1012ECA3 制造商:Cortina Systems Inc 功能描述: 制造商:Intel 功能描述:
GCIXF1024EC.A3-884561 功能描述:IC ETHERNET MAC 24PORT 672-BGA RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A
GCIXF18104EE-B0 制造商:Cortina Systems Inc 功能描述:
GCIXF18201ECB1 制造商:Intel 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*