參數(shù)資料
型號： GCIXF1002ED
英文描述： Controller Miscellaneous - Datasheet Reference
中文描述： 控制器雜項-數(shù)據(jù)表參考
文件頁數(shù)： 23/128頁
文件大?。?/td> 1262K
代理商： GCIXF1002ED
Intel
IXF1002 Dual Port Gigabit Ethernet Controller
Datasheet
23
3.2.2
Base Registers
The following sections describe the individual base registers.
3.2.2.1
Interrupt Status Register
Mnemonic: INT_STT
Address: 00H
–
01H
The interrupt status register handles information regarding events that cause an interrupt. A specific
event sets a bit if it was programmed to generate an interrupt in the interrupt enable register (INT_EN).
Reading this register will reset all the bits, except for PKEV and OVFC bits. These bits are reset
only when the asserted bits in the relevant status registers are reset by read.
Bit Name
—
Bit #
15
Bit Description
RESERVED
Port stop.
Indicates that transmit or receive path is in the stop state, following disable programming in
the port control register. If both transmit and receive paths are programmed to be stopped,
this bit is set when they both reach the stop state.
Counter overflow.
Indicates that at least one network statistic counter has reached its highest possible value. This
bit is a logical OR of all bits in the counter overflow status registers (see
Section 3.2.2.6
and
Section 3.2.2.7
).
Link change.
Indicates that a link change has occurred while working in GPCS mode. The actual link
status is reported in the GMII status register GMII_STT<LNKSTT> (see
Section 3.2.5.2
).
RESERVED
Transmit OK.
Indicates successful packet transmission.
Packet event.
A logical OR of all the bits in the transmit and receive status register (TX_RX_STT),
excluding the packet count (PKC) bits. Upon receive events, this bit is set only after the
packet is fully received by the chip.
Receive OK.
Indicates that a packet has been received without error. This bit is set only after the packet
is fully received by the chip.
Auto-Negotiation error.
Indicates that the link partner advertises that it does not support full-duplex operation, and
that Auto-Negotiation was restarted.
Page received.
Indicates that a base or next page has been received during Auto-Negotiation process.
RESERVED
STOP
14
OVFC
13
LNCH
12
—
11
TXOK
10
PKEV
9
RXOK
8
ANER
7
PGRC
6
—
5:0
A4966-01
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
S
T
O
P
O
V
F
C
L
N
C
H
T
X
O
K
P
K
E
V
R
X
O
K
A
N
E
R
P
G
R
C
相關(guān)PDF資料
PDF描述
GCIXF1002EDT Controller Miscellaneous - Datasheet Reference
GCIXF440AC Controller Miscellaneous - Datasheet Reference
GCIXF440ACT Controller Miscellaneous - Datasheet Reference
GCIXP1250-166 Microprocessor
GCIXP1250-200 Microprocessor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GCIXF1002EDT 制造商:Intel 功能描述:Ethernet CTLR Single Chip 1000Mbps 3.3V 304-Pin ESBGA
GCIXF1012EC.A3-884560 功能描述:IC ETHERNET MAC 12PORT 672-BGA RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:2,450 系列:- 控制器類型:SPI 總線至 I²C 總線橋接 接口:I²C，串行，SPI 電源電壓:2.4 V ~ 3.6 V 電流 - 電源:11mA 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-HVQFN（4x4） 包裝:托盤 配用:568-3511-ND - DEMO BOARD SPI TO I2C 其它名稱:935286452157SC18IS600IBSSC18IS600IBS-ND
GCIXF1012ECA3 制造商:Cortina Systems Inc 功能描述: 制造商:Intel 功能描述:
GCIXF1024EC.A3-884561 功能描述:IC ETHERNET MAC 24PORT 672-BGA RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A
GCIXF18104EE-B0 制造商:Cortina Systems Inc 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*