參數(shù)資料
型號(hào)： GCIXF1002ED
英文描述： Controller Miscellaneous - Datasheet Reference
中文描述： 控制器雜項(xiàng)-數(shù)據(jù)表參考
文件頁數(shù)： 127/128頁
文件大?。?/td> 1262K
代理商： GCIXF1002ED
Intel
IXF1002 Dual Port Gigabit Ethernet Controller
Datasheet
127
Bit Name
Bit #
Bit Description
—
15
RESERVED
—
14
RESERVED
Should be written to 0 for future compability.
MLTPKT
13
Multi-Packet Mode.
When set, the device operates in Multi-Packet mode. While working in Multi-Packet mode,
the txrdy signal is deasserted when at least one of the following is true:
The amount of free space in its TFIFO is below the FIFO transmit threshold.
The number of full packets stored in the TFIFO is sixteen.
A data burst on the IX Bus is in progress.
Note that the Single Packet Mode control bit (TX_RX_PARAM<SPM>) should be reset to
0 when this bit is set.
When cleared, the device retains all the features as described in the
IXF1002Dual Port
Gigabit Ethernet Datasheet
.
FIFMD
12:11
IX Bus mode:
This field sets the IX Bus mode. Both ports of the IXF1002 must be operating in the same
IX Bus mode. The table below shows the IX Bus mode according to bits 12 and 11.
Bit 12
Bit 11
Mode
0
0
Narrow-32 bit mode
0
1
Full-64 bit mode
1
0
Split mode
1
1
Reserved
In the full-64 bit mode, the 64 bits fdat<63:0> are used for either transmitting or receiving
data.
In the split mode, the 32 lower bits fdat<31:0> are used for receiving packets from the
receive FIFO and the 32 higher bits fdat<63:32> are used for transmitting packets to the
transmit FIFO.
In the narrow mode, the lower 32 bits fdat<31:1> are used for either transmitting or
receiving packets.
HRYD
10
Header ready disable.
When set, the
rxrdy
signal will not be asserted when a packet header is in FIFO, but only
according to FIFO threshold values.
PS_D
9
Packet status disable.
When set, the packet status will not be appended to received packets that are transferred
onto the IX Bus. When reset, The packet status is appended to any packet completely
transferred onto the IX Bus, and is driven onto the IX Bus in the access following the last
byte transfer (
see 4.3.1.1
) of data.
BEND
8
Big or little endian mode.
Defines the byte ordering mode on the IX Bus. When set, the port uses the big endian
mode. When reset, the little endian mode is used.
A4975-02
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
H
R
Y
D
M
L
T
P
K
T
P
S
–
D
B
E
N
D
L
C
K
E
F
X
E
C
D
I
L
P
K
F
I
F
M
D
G
P
C
S
S
D
D
I
S
C
P
U
B
W
相關(guān)PDF資料
PDF描述
GCIXF1002EDT Controller Miscellaneous - Datasheet Reference
GCIXF440AC Controller Miscellaneous - Datasheet Reference
GCIXF440ACT Controller Miscellaneous - Datasheet Reference
GCIXP1250-166 Microprocessor
GCIXP1250-200 Microprocessor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GCIXF1002EDT 制造商:Intel 功能描述:Ethernet CTLR Single Chip 1000Mbps 3.3V 304-Pin ESBGA
GCIXF1012EC.A3-884560 功能描述:IC ETHERNET MAC 12PORT 672-BGA RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:2,450 系列:- 控制器類型:SPI 總線至 I²C 總線橋接 接口:I²C，串行，SPI 電源電壓:2.4 V ~ 3.6 V 電流 - 電源:11mA 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-HVQFN（4x4） 包裝:托盤 配用:568-3511-ND - DEMO BOARD SPI TO I2C 其它名稱:935286452157SC18IS600IBSSC18IS600IBS-ND
GCIXF1012ECA3 制造商:Cortina Systems Inc 功能描述: 制造商:Intel 功能描述:
GCIXF1024EC.A3-884561 功能描述:IC ETHERNET MAC 24PORT 672-BGA RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A
GCIXF18104EE-B0 制造商:Cortina Systems Inc 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*