- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄370311 > GCIXF1002EC Controller Miscellaneous - Datasheet Reference PDF資料下載
參數(shù)資料
| 型號(hào)： | GCIXF1002EC |
| 英文描述： | Controller Miscellaneous - Datasheet Reference |
| 中文描述： | 控制器雜項(xiàng)-數(shù)據(jù)表參考 |
| 文件頁(yè)數(shù)： | 14/128頁(yè) |
| 文件大?。?/td> | 1262K |
| 代理商： | GCIXF1002EC |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)當(dāng)前第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)
Intel
IXF1002 Dual Port Gigabit Ethernet Controller
14
Datasheet
eop/eop_rxf
I/O
End of packet.
In full-64 mode and in narrow mode (eop
–
I/O):
When asserted during transmit, indicates that the final data in the packet is
written to the transmit FIFO. During receive, eop is asserted when the final
data of the packet is transferred from the receive FIFO to the IX Bus.
In split mode (eop_rxf
–
output):
During receive, eop_rxf is asserted when the final data of the packet is
transferred from the receive FIFO to the IX Bus. In the following FIFO
access cycle, the packet status is driven onto the bus (see
Section 4.3.1.1
).
End of packet.
In full-64 mode and in narrow mode:
This signal is not in use and should be connected to a pull up resistor.
In split mode:
During transmit, indicates that the final data in the packet is written to the
transmit FIFO.
VLAN tag.
When asserted during transmit before sop assertion, VLAN tag will be appended
to the transmitted packet. When asserted during transmit together with sop
assertion, VLAN tag will be stripped from the transmitted packet. When asserted
during transmit before and also together with sop assertion, VLAN tag will be
replaced. See
Section 4.2.2
for more details.
NOTE:
In case of VLAN tag append, strip or replace, the frame check sequence
(FCS) field will be calculated by the IXF1002 (see
Section 4.2.2.1
).
Transmit as is/Transmit error.
When asserted during transmit, upon transfer of the packet
’
s first data (together
with sop assertion), no padding and/or CRC is appended to the packet even if
the port was programmed to do so. When asserted upon transfer of the packet
’
s
final data (together with eop assertion), the packet is transmitted with a CRC
error (if the port is programmed to append CRC), and a GMII error or a symbol
error (GPCS mode).
Receive packet failure.
This signal is asserted if a packet was received with errors, had started to appear
on the IX Bus, and was discarded from the receive FIFO.
Receive abort.
This signal forces a received packet, that is currently being transferred to the IX
Bus, to be aborted and flushed from the receive FIFO. May be asserted only with
rxsel_l assertion. Any following packets loaded onto the receive FIFO are not
affected by rxabt assertion.
Flow control.
When asserted, a flow-control packet with the programmed pause time is
transmitted. Upon deassertion, a flow-control packet with time equal to 0 is sent
if programmed accordingly. For correct latch of flct pin in the chip - signal flct_{i}
should be valid until 1 cycle after flct_lat deassertion.
Flow control pin enable
When asserted the flct_{i} pin will be sampled by the IXF1002. When deasserted,
the IXF1002 will latch the value of the flct_{i} pin, ignoring subsequent changes
to the flct_{i} pin.
Transmit control enable.
When asserted, this pin enables the txrdy_{i} output drivers to report the transmit
FIFO status.
Receive control enable.
When asserted, this pin enables the rxrdy_{i} output drivers to report the receive
FIFO status.
eop_txf
I
vtg
I
txasis/txerr
I
rxfail
O
rxabt
I
flct_{i}
I
flct_lat
I
txctl_l
I
rxctl_l
I
Table 2. Signal Descriptions (Sheet 4 of 6)
Signal Name
I/O
Pin Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GCIXF1002ED | Controller Miscellaneous - Datasheet Reference |
| GCIXF1002EDT | Controller Miscellaneous - Datasheet Reference |
| GCIXF440AC | Controller Miscellaneous - Datasheet Reference |
| GCIXF440ACT | Controller Miscellaneous - Datasheet Reference |
| GCIXP1250-166 | Microprocessor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GCIXF1002ED | 功能描述:IC 2PORT GIGBIT ETHNT MAC 304BGA RoHS:否 類(lèi)別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類(lèi)型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:36-QFN（6x6） 包裝:* 其它名稱(chēng):Q6396337A |
| GCIXF1002EDT | 制造商:Intel 功能描述:Ethernet CTLR Single Chip 1000Mbps 3.3V 304-Pin ESBGA |
| GCIXF1012EC.A3-884560 | 功能描述:IC ETHERNET MAC 12PORT 672-BGA RoHS:是 類(lèi)別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:2,450 系列:- 控制器類(lèi)型:SPI 總線至 I²C 總線橋接 接口:I²C，串行，SPI 電源電壓:2.4 V ~ 3.6 V 電流 - 電源:11mA 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:24-HVQFN（4x4） 包裝:托盤(pán) 配用:568-3511-ND - DEMO BOARD SPI TO I2C 其它名稱(chēng):935286452157SC18IS600IBSSC18IS600IBS-ND |
| GCIXF1012ECA3 | 制造商:Cortina Systems Inc 功能描述: 制造商:Intel 功能描述: |
| GCIXF1024EC.A3-884561 | 功能描述:IC ETHERNET MAC 24PORT 672-BGA RoHS:是 類(lèi)別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類(lèi)型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:36-QFN（6x6） 包裝:* 其它名稱(chēng):Q6396337A |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。