參數(shù)資料
型號: FXA1012WC
廠商: NXP SEMICONDUCTORS
元件分類: 圖像傳感器
英文描述: Frame Transfer CCD Image Sensor
中文描述: IMAGE SENSOR-CCD, SQUARE
封裝: LCC-24
文件頁數(shù): 3/17頁
文件大小: 476K
代理商: FXA1012WC
2000 January
3
Philips Semiconductors
Objective specification
Frame Transfer CCD Image Sensor
FXA 1012
Architecture of the FXA 1012
The FXA 1012 consists of an open image section and a storage
section with an optical light shield. An output register and amplifier
are located below the storage section for read-out.
The optical centres of all pixels in the image section form a square
grid. The image area has RGB Bayer colour filter pattern. The charge
is generated and integrated in the image section. This section is
controlled by four image clock phases (A1 to A4). After the integration
time the image charge is shifted one line at a time to the storage
section.
The storage section is controlled by four storage clock phases (B1
to B4). In the still mode the image information is transported straight
through the storage section to the horizontal output register. In the
monitoring mode subsampling of the image is performed at the
image-to-storage transition and the subsampled image is stored in
the storage section. The stored image is shifted one line at a time
into the horizontal output register.
In the next active line time the pixels are transported towards the
output amplifier. Four clock phases (C1 to C4) control the pixel
transport in the output register. In the output amplifier the charge
packets are dumped one by one on a floating diffusion area. The
voltage of this area is sensed and buffered by a three-stage FET
source-follower. Figure 2 shows the detailed internal structure.
STORAGE SECTION
Cell width x height
Storage clock pins
Capacity of each clock phase
Number of cells per line x number of lines
5.1 x 5.1 μm
2
B1, B2, B3, B4
1.5 nF per pin
1688 x 298
IMAGE SECTION
Image diagonal (active video only)
Aspect ratio
Active image width x height
Pixel width x height
Image clock pins
Capacity of each clock phase
Number of active lines
Number of black reference lines
Number of dummy lines
Total number of lines
Number of active pixels per line
Number of black reference pixels per line
Total number of pixels per line
10.4 mm
5:4
8.24 x 6.61 mm
2
5.1 x 5.1 μm
2
A1, A2, A3, A4
5.4 nF per pin
1296
24 (12+12)
4
1324
1616
72 (2+70)
1688
OUTPUT REGISTER
Number of dummy cells
Total number of register cells
Output register clock pins
Capacity of each clock phase
Reset Gate (RG) capacity
Output stage
8
1696
C1, C2, C3, C4
60 pF per pin
15 pF
3-stage source follower (open source)
相關(guān)PDF資料
PDF描述
FXC6000 Distributed Power Front-End
FXC7000 Distributed Power Front-End
FXC7000-48-S Distributed Power Front-End
FXLDM-TTL-60T Delay Line
FXLDM-TTL-700F Delay Line
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
FXA120-W-F 功能描述:線性和開關(guān)式電源 120W 5 OUTPUT +3.3/+5/+12/-12/+5 V RoHS:否 制造商:TDK-Lambda 產(chǎn)品:Switching Supplies 開放式框架/封閉式:Enclosed 輸出功率額定值:800 W 輸入電壓:85 VAC to 265 VAC 輸出端數(shù)量:1 輸出電壓(通道 1):20 V 輸出電流(通道 1):40 A 商用/醫(yī)用: 輸出電壓(通道 2): 輸出電流(通道 2): 安裝風(fēng)格:Rack 長度: 寬度: 高度:
FXA120-W-F-M400 功能描述:線性和開關(guān)式電源 120W 5 OUTPUTS SEMI CUSTOM PART RoHS:否 制造商:TDK-Lambda 產(chǎn)品:Switching Supplies 開放式框架/封閉式:Enclosed 輸出功率額定值:800 W 輸入電壓:85 VAC to 265 VAC 輸出端數(shù)量:1 輸出電壓(通道 1):20 V 輸出電流(通道 1):40 A 商用/醫(yī)用: 輸出電壓(通道 2): 輸出電流(通道 2): 安裝風(fēng)格:Rack 長度: 寬度: 高度:
FXA135 制造商:FOX 制造商全稱:FOX 功能描述:Ceramic Automotive Grade SMD Tuning Fork
FX-A1G 制造商:Panasonic Electric Works 功能描述:Slim Body Digital/Auto/Manual Setting Fiber Sensor
FX-A1J 制造商:Panasonic Electric Works 功能描述:AMPLIFIERNPN VR 5-7MSEC 3FREQ OFD TIMER