- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375789 > FEDL7204-001DIGEST-01 (OKI SEMICONDUCTOR CO., LTD.) The ML7204-001 is a speech CODEC for VoIP. PDF資料下載
參數(shù)資料
| 型號： | FEDL7204-001DIGEST-01 |
| 廠商： | OKI SEMICONDUCTOR CO., LTD. |
| 元件分類： | Codec |
| 英文描述： | The ML7204-001 is a speech CODEC for VoIP. |
| 中文描述： | 在ML7204 - 001是一種VoIP語音編解碼器。 |
| 文件頁數(shù)： | 22/42頁 |
| 文件大?。?/td> | 792K |
| 代理商： | FEDL7204-001DIGEST-01 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當(dāng)前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁
FEDL7204-001DIGEST-01
OKI Semiconductor
ML7204-001
22/42
AVREF
This is an output pin of an analog signal ground potential. With the output potential of about 1.4 V, insert
bypass capacitors of 2.2 to 4.7
μ
F (aluminum electrolysis type) and 0.1
μ
F (ceramic type) in parallel. AVREF
outputs 0.0 V at power down. AVREF starts being powered up after power-down reset, the system restarts
from ( PDNB = “1” and SPDN = “0”).
XI and XO
These are the master clock input pin (XI) and the crystal connection pins for the master clock (XI and XO).
Oscillation stops at power down by PDNB or software power down by SPDN. Oscillation starts after
power-down is reset and the clock is supplied to the LSI internal section after oscillation stabilization delay time
has elapsed (about 21.3 ms). Figure 10 shows a master clock input example.
Figure 10 Example of an Oscillation Circuit and Clock Input
CLKOUT
This is a 12.288 MHz master clock output pin. (Provided for 100-pin packages only)
Since output is disabled in the initial state, set the 12.288 MHz clock output enable control register
(CLKOUT_EN) to “1” when clock output is required.
PDNB
This is a power-down control input pin. A power-down state can be set by setting this pin to “0”. This pin
also functions as an LSI reset pin. To prevent an LSI operation error, use PDNB for the initial power-down
reset after power is applied. To put the LSI into a power-down state, fix PDNB to “0” for 250
μ
s or more.
LSI power-down reset can be performed by setting the software power down reset control register SPDN to “0”
→
“1”
→
“0”.
Power-down is released, the initial mode display register (READY) is set to “1” after 200 ms, and various
function setting modes (initial modes) are entered.
See Figure 1 for the timings of PDNB, AVREF, XO, and the initial mode.
(Note)
Turn on the power in a power-down state by PDNB.
When using the LSI by inputting a master clock to the XI pin, first maintain the power-down state (PDNB = 0)
until power is applied to the digital power supply (DVD0, 1, and 2) and the analog power supply (AVDD) (90%
or more) and the master clock is input to the XI pin, then release the power-down state (PDNB = 0
→
1) . In
this case also, fix PDNB to “0” for 250
μ
s or more.
XI
XO
R
Crystal
C1
C2
12.288 MHz
Crystal (12.288 MHz)
Kyocera Kinseki Corp.
HC-49/U-S [C
L
=12pF]
C2
R
8 pF
1 M
PDNB
CR0-B7
(SPDN)
XI
XO
Open
PDNB
CR0-B7
(SPDN)
C1
8 pF
To the internal
section
CLKOUT
To the internal
section
CLKOUT
Provisional
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| FEDS81V26000-01 | 1,114,112-Word X 24-Bit Field Memory |
| FEDS82V16520A-01 | 262,144-Word 】 32-Bit 】 2-Bank SGRAM |
| FEDS82V48540-01 | 393,216-Word 】 32-Bit 】 4-Bank FIFO-SGRAM |
| FEP16AT | Fast Rectifiers (Glass Passivated) |
| FEP16DT | DIODE SM SCHOT C-2PF SOT-23 SINGLE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| FEDM08P1001 | 制造商:Baumer Electric 功能描述:Through Beam Sensors 3-Pin |
| FEDM10TPN0416A075 | 制造商:SOURIAU 功能描述:PLUG 10TP 4CTS |
| FEDM10TPN04-16A090 | 制造商:SOURIAU 功能描述:PLUG 10TP 4CTS |
| FEDM10TPN0416A100/TP2FD20MDA20 | 制造商:SOURIAU 功能描述:FEDM10TPN0416A100/TP2FD20MDA20 |
| FEDM10TPN0720A070 | 制造商:SOURIAU 功能描述:PLUG 10TP 7CTS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。