參數(shù)資料
型號(hào)： FC80960HT75SL2GT
廠商： INTEL CORP
元件分類： 微控制器/微處理器
英文描述： 80960HA/HD/HT 32-Bit High-Performance Superscalar Processor
中文描述： 32-BIT, 75 MHz, RISC PROCESSOR, PQFP208
封裝： PLASTIC, QFP-208
文件頁數(shù)： 42/102頁
文件大?。?/td> 828K
代理商： FC80960HT75SL2GT
80960HA/HD/HT
36
Advance Information
Datasheet
Table 23. AC Characteristics Notes
NOTES:
1. See
Section 4.8, “AC Timing Waveforms” on page 38
for waveforms and definitions.
2. See
Figure 25 “Output Delay or Hold vs. Load Capacitance” on page 44
for capacitive derating information
for output delays and hold times.
3. See
Figure 22 “Rise and Fall Time Derating at 85°C and Minimum V
CC
” on page 43
for capacitive derating
information for rise and fall times.
4. Where N is the number of N
RAD
, N
RDD
, N
WAD
or N
WDD
wait states that are programmed in the Bus
Controller Region Table. WAIT never goes active when there are no wait states in an access.
5. N = Number of wait states inserted with READY.
6. These specifications are guaranteed by the processor.
7. These specifications must be met by the system for proper operation of the processor.
8. RESET is an asynchronous input that has no required setup and hold time for proper operation. However,
to guarantee the device exits the reset mode synchronized to a particular clock edge, the rising edge of
RESET must meet setup and hold times to the rising edge of the CLKIN.
9. The interrupt pins are synchronized internally by the 80960Hx. They have no required setup or hold times
for proper operation. These pins are sampled by the interrupt controller every clock and must be active for
at least two consecutive CLKIN rising edges when asserting them asynchronously. To guarantee
recognition at a particular clock edge, the setup and hold times shown must be met.
10.Relative Output timings are not tested.
11.Not tested.
12.The processor minimizes changes to the bus signals when transitioning from a bus cycle to an idle bus for
the following signals: A31:4, SUP, CT3:0, D/C, LOCK, W/R, BE3:0.
Table 24. 80960Hx Boundary Scan Test Signal Timings
Symbol
Parameter
Min
Max
Units
Notes
T
BSF
TCK Frequency
0
8
MHz
T
BSC
TCK Period
125
Infinite
ns
T
BSCH
TCK High Time
40
ns
Measured at 1.5 V (1)
T
BSCL
TCK Low Time
40
ns
Measured at 1.5 V (1)
T
BSCR
TCK Rise Time
8
ns
0.8 V to 2.0 V (1)
T
BSCF
TCK Fall Time
8
ns
2.0 V to 0.8 V (1)
T
BSIS1
Input Setup to TCK —
TDI, TMS
8
ns
T
BSIH1
Input Hold from TCK —
TDI, TMS
10
ns
T
BSOV1
TDO Valid Delay
3
30
ns
T
BSOF1
TDO Float Delay
36
ns
(1)
T
BSOV2
All Outputs (Non-Test)
Valid Delay
3
30
ns
Relative to TCK
T
BSOF2
All Outputs (Non-Test)
Float Delay
36
ns
Relative to TCK (1)
T
BSIS2
Input Setup to TCK - All
Inputs (Non-Test)
8
ns
T
BSIH2
Input Hold from TCK - All
Inputs (Non-Test)
10
ns
NOTE:
1. Not tested.
相關(guān)PDF資料
PDF描述
FC80960HA25SL2GU 80960HA/HD/HT 32-Bit High-Performance Superscalar Processor
FC80960HA40SL2GW CAP CER 3300PF 250V 10% X7R 0805
FC80960HA33SL2GV 80960HA/HD/HT 32-Bit High-Performance Superscalar Processor
FC80960HD32SL2GL 80960HA/HD/HT 32-Bit High-Performance Superscalar Processor
FCA-125 Tyco Electronics Mid-Range Military/Aerospace Relays
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
FC80B 制造商:Datak Corporation 功能描述:
FC81 制造商:Datak Corporation 功能描述:Conn Type F Crimp ST Cable Mount Nickel
FC810 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:15V, 700mA Rectifier
FC8106-632-SS-0 制造商:MISC. SPCR/STNDF/HND 功能描述:
FC8122D 制造商:-- 功能描述:CONNECTOR CONTACT, SOCKET, SIZE 22 CONTACT FOR USE WITH 22 AWG WIRE 制造商:Positronic Industries 功能描述:CONNECTOR CONTACT, SOCKET, SIZE 22 CONTACT FOR USE WITH 22 AWG WIRE
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*