參數(shù)資料
型號(hào)： FC80960HT60SL2G2
廠商： INTEL CORP
元件分類： 微控制器/微處理器
英文描述： 80960HA/HD/HT 32-Bit High-Performance Superscalar Processor
中文描述： 32-BIT, 60 MHz, RISC PROCESSOR, PQFP208
封裝： POWER, QUAD, PLASTIC, QFP-208
文件頁(yè)數(shù)： 9/102頁(yè)
文件大?。?/td> 828K
代理商： FC80960HT60SL2G2
80960HA/HD/HT
Advance Information
Datasheet
3
subsystems with minimum system complexity. To reduce the effect of wait states, the bus design is
decoupled from the core. This lets the processor execute instructions while the bus performs
memory accesses independently.
The Bus Controller’s key features include:
Demultiplexed, Burst Bus to support most efficient DRAM access modes
Address Pipelining to reduce memory cost while maintaining performance
32-, 16- and 8-bit modes to facilitate I/O interfacing
Full internal wait state generation to reduce system cost
Little and Big Endian support
Unaligned Access support implemented in hardware
Three-deep request queue to decouple the bus from the core
Independent physical and logical address space characteristics
2.2.3
On-Chip Caches and Data RAM
As shown in
Figure 1
, the 80960Hx provides generous on-chip cache and storage features to
decouple CPU execution from the external bus. The processor includes a 16 Kbyte instruction
cache, an 8 Kbyte data cache and 2 Kbytes of Data RAM. The caches are organized as 4-way set
associative. Stores that hit the data cache are written through to memory. The data cache performs
write allocation on cache misses. A fifteen-set stack frame cache allows the processor to rapidly
allocate and deallocate local registers. All of the on-chip RAM sustains a 4-word (128-bit) access
every clock cycle.
2.2.4
Priority Interrupt Controller
The interrupt unit provides the mechanism for the low latency and high throughput interrupt
service essential for embedded applications. A priority interrupt controller provides full
programmability of 240 interrupt sources with a typical interrupt task switch (latency) time of 17
core clocks. The controller supports 31 priority levels. Interrupts are prioritized and signaled within
10 core clocks of the request. If the interrupt has a higher priority than the processor priority, the
context switch to the interrupt routine would typically complete in another 7 bus clocks.
External agents post interrupts via the 8-bit external interrupt port. The Interrupt unit also handles
the two internal sources from the Timers. Interrupts can be level- or edge-triggered.
2.2.5
Guarded Memory Unit
The Guarded Memory Unit (GMU) provides memory protection without the address translation
found in Memory Management Units. The GMU contains two memory protection schemes: one
prevents illegal memory accesses, the other detects memory access violations. Both signal a fault
to the processor. The programmable protection modes are: user read, write or execute; and
supervisor read, write or execute.
相關(guān)PDF資料
PDF描述
FC80960HT75SL2GT 80960HA/HD/HT 32-Bit High-Performance Superscalar Processor
FC80960HA25SL2GU 80960HA/HD/HT 32-Bit High-Performance Superscalar Processor
FC80960HA40SL2GW CAP CER 3300PF 250V 10% X7R 0805
FC80960HA33SL2GV 80960HA/HD/HT 32-Bit High-Performance Superscalar Processor
FC80960HD32SL2GL 80960HA/HD/HT 32-Bit High-Performance Superscalar Processor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
FC80960HT75 S L2GT 制造商:Intel 功能描述:MPU i960? Processor RISC 32-Bit 75MHz 208-Pin PQFP
FC80960HT75SL2GT 功能描述:IC MPU I960HT 3V 75MHZ 208-QFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標(biāo)準(zhǔn)包裝:40 系列:MPC83xx 處理器類型:32-位 MPC83xx PowerQUICC II Pro 特點(diǎn):- 速度:267MHz 電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 封裝/外殼:516-BBGA 裸露焊盤 供應(yīng)商設(shè)備封裝:516-PBGAPGE（27x27） 包裝:托盤
FC80B 制造商:Datak Corporation 功能描述:
FC81 制造商:Datak Corporation 功能描述:Conn Type F Crimp ST Cable Mount Nickel
FC810 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:15V, 700mA Rectifier
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*