- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375759 > FC80960HT60SL2G2 (INTEL CORP) 80960HA/HD/HT 32-Bit High-Performance Superscalar Processor PDF資料下載
參數(shù)資料
| 型號： | FC80960HT60SL2G2 |
| 廠商： | INTEL CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 80960HA/HD/HT 32-Bit High-Performance Superscalar Processor |
| 中文描述： | 32-BIT, 60 MHz, RISC PROCESSOR, PQFP208 |
| 封裝： | POWER, QUAD, PLASTIC, QFP-208 |
| 文件頁數(shù)： | 10/102頁 |
| 文件大小： | 828K |
| 代理商： | FC80960HT60SL2G2 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁
80960HA/HD/HT
4
Advance Information
Datasheet
2.2.6
Dual Programmable Timers
The processor provides two independent 32-bit timers, with four programmable clock rates. The
user configures the timers via the Timer Unit registers. These registers are memory-mapped within
the 80960Hx, addressable on 32-bit boundaries. The timers have a single-shot mode and
auto-reload capabilities for continuous operation. Each timer has an independent interrupt request
to the processor’s interrupt controller.
2.2.7
Processor Self Test
When a system error is detected, the FAIL pin is asserted, a fail code message is driven onto the
address bus, and the processor stops execution at the point of failure. The only way to resume
normal operation is to perform a RESET operation. Because System Error generation can occur
sometime after the bus confidence test and even after initialization during normal processor
operation, the FAIL pin is HIGH (logic “1”) before the detection of a System Error.
The processor uses only one read bus-transaction to signal the fail code message; the address of the
bus transaction is the fail code itself. The fail code is of the form:
0xfeffff
nn
; bits 6 to 0 contain a
mask recording the possible failures. Bit 7, when set to 1, indicates that the mask contains failures
from the internal Built-In Self-Test (BIST); when 0, the mask indicates other failures.
Ignore reserved bits 0 and 1. Also ignore bits 5 and 6 when bit 7 is clear (=0).
The mask is shown in
Table 2
and
Table 3
.
Table 2.
Fail Codes For BIST (bit 7 = 1)
Bit
When Set:
6
On-chip Data-RAM failure detected by BIST.
5
Internal Microcode ROM failure detected by BIST.
4
Instruction cache failure detected by BIST.
3
Data cache failure detected by BIST.
2
Local-register cache or processor core failure detected by BIST.
1
Reserved. Always zero.
0
Reserved. Always zero.
Table 3.
Remaining Fail Codes (bit 7 = 0)
Bit
When Set:
6
Reserved. Always one.
5
Reserved. Always one.
4
A data structure within the IMI is not aligned to a word boundary.
3
A System Error during normal operation has occurred.
2
The Bus Confidence test has failed.
1
Reserved. Always zero.
0
Reserved. Always zero.
相關PDF資料 |
PDF描述 |
|---|---|
| FC80960HT75SL2GT | 80960HA/HD/HT 32-Bit High-Performance Superscalar Processor |
| FC80960HA25SL2GU | 80960HA/HD/HT 32-Bit High-Performance Superscalar Processor |
| FC80960HA40SL2GW | CAP CER 3300PF 250V 10% X7R 0805 |
| FC80960HA33SL2GV | 80960HA/HD/HT 32-Bit High-Performance Superscalar Processor |
| FC80960HD32SL2GL | 80960HA/HD/HT 32-Bit High-Performance Superscalar Processor |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| FC80960HT75 S L2GT | 制造商:Intel 功能描述:MPU i960? Processor RISC 32-Bit 75MHz 208-Pin PQFP |
| FC80960HT75SL2GT | 功能描述:IC MPU I960HT 3V 75MHZ 208-QFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標準包裝:40 系列:MPC83xx 處理器類型:32-位 MPC83xx PowerQUICC II Pro 特點:- 速度:267MHz 電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 封裝/外殼:516-BBGA 裸露焊盤 供應商設備封裝:516-PBGAPGE（27x27） 包裝:托盤 |
| FC80B | 制造商:Datak Corporation 功能描述: |
| FC81 | 制造商:Datak Corporation 功能描述:Conn Type F Crimp ST Cable Mount Nickel |
| FC810 | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:15V, 700mA Rectifier |
發(fā)布緊急采購，3分鐘左右您將得到回復。