參數(shù)資料
型號(hào): FAB2200UCX
廠商: Fairchild Semiconductor
文件頁(yè)數(shù): 15/18頁(yè)
文件大小: 0K
描述: IC SUBSYSTEM HDPH AMP G 25-WLCSP
標(biāo)準(zhǔn)包裝: 1
類型: D 類;G 類
輸出類型: 1-通道(單聲道),帶立體聲耳機(jī)
在某負(fù)載時(shí)最大輸出功率 x 通道數(shù)量: 1.2W x 1 @ 8 歐姆; 41mW x 2 @ 32 歐姆
電源電壓: 2.8 V ~ 5.25 V
特點(diǎn): 消除爆音,差分輸入,I²C,靜音,短路和熱保護(hù),關(guān)機(jī),音量控制
安裝類型: 表面貼裝
供應(yīng)商設(shè)備封裝: 25-WLCSP
封裝/外殼: 25-UFBGA,WLCSP
包裝: 標(biāo)準(zhǔn)包裝
其它名稱: FAB2200UCXFSDKR
6
COMMERCIALTEMPERATURERANGE
IDT72V70180 3.3V TIME SLOT INTERCHANGE
DIGITAL SWITCH 128 x 128
Connection Memory
10000001
10000010
Data Memory
0
1
0
2
1
3
Stream
Control Register
CRb7
5716 drw03
10000000
The Control Register is only accessed when A7-A0
are all zeroed. When A7 =1, up to 32 bytes are
randomly accessable via A0-A4 at any one instant.
Of which stream these bytes (channels) are accessed
is determined by the state of CRb1 -CRb0.
CRb6CRb5CRb4CRb3CRb2CRb1CRb0
CRb1CRb0
0
1
CRb4
10011111
External Address Bits A7-A0
Channel 0
Channel 1
Channel 2
Channel 0
Channel 1
Channel 2
Channel 0
Channel 1
Channel 2
Channel 0
Channel 1
Channel 2
Channel 31
Figure 3. Addressing Internal Memories
If the LPBK bit is high, the associated TX output channel data is internally
looped back to the RX input channel (i.e., RX n channel m data comes from the
TX n channel m). If the LPBK bit is low, the loopback feature is disabled. For
proper per-channel loopback operation, the contents of the frame delay offset
registers must be set to zero.
INITIALIZATION OF THE IDT72V70180
After power up, the state of the connection memory is unknown. As such,
theoutputsshouldbeputinhighimpedancebyholdingtheODElow. Whilethe
ODE is low, the microprocessor can initialize the device, program the active
paths, and disable unused outputs by programming the OE bit in connection
memory. Once the device is configured, the ODE pin (or OSB bit depending
on initialization) can be switched.
CONNECTION MEMORY CONTROL
If the ODE pin or the OSB bit is high, the OE bit of each connection memory
location controls the output drivers-enables (if high) or disables (if low). See
Table 4 for detail.
Theprocessorchannel(PC)bitoftheconnectionmemoryselectsbetween
Processor Mode and Connection Mode. If high, the contents of the connection
memoryareoutputontheTXstreams. Iflow,thestreamaddressbit(SAB)and
the channel address bit (CAB) of the connection memory defines the source
information(streamandchannel)ofthetime-slotthatwillbeswitchedtotheoutput
from data memory.
The
V/C(Variable/ConstantDelay)bitineachconnectionmemorylocation
allows the per-channel selection between variable and constant throughput
delay modes.
相關(guān)PDF資料
PDF描述
FAB2210UCX IC SUBSYSTEM HDPH AMP G 20-WLCSP
FAB3103UCX IC AMP AUD 2.3W CLASS D 12-WLCSP
FAN156L6X IC COMPARATOR LV 6-MICROPAK
FAN256L8X IC COMPARATOR DUAL LV 8-MICROPAK
FAN3800MLP24X IC AMP AUDIO .016W STER AB 24MLP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
FAB22030BC 制造商:Schneider Electric 功能描述:MOLDED CASE CIRCUIT BREAKER 240V 30A
FAB2210 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Audio Subsystem with Class-G Headphone and 3.3W Mono Class-D Speaker with Dynamic Range Compression
FAB22100AB 制造商:Schneider Electric 功能描述:MOLDED CASE CIRCUIT BREAKER 240V 100A
FAB22100AC 制造商:Schneider Electric 功能描述:MOLDED CASE CIRCUIT BREAKER 240V 100A
FAB2210UCX 功能描述:音頻放大器 Audio subsystem w/ class G & D amp RoHS:否 制造商:STMicroelectronics 產(chǎn)品:General Purpose Audio Amplifiers 輸出類型:Digital 輸出功率: THD + 噪聲: 工作電源電壓:3.3 V 電源電流: 最大功率耗散: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFP-64 封裝:Reel