參數(shù)資料
型號: F49L800UA
廠商: Elite Semiconductor Memory Technology Inc.
英文描述: 8 Mbit (1M x 8/512K x 16) 3V Only CMOS Flash Memory
中文描述: 8兆位(100萬x 8/512K × 16)3V時僅閃存的CMOS
文件頁數(shù): 15/47頁
文件大?。?/td> 435K
代理商: F49L800UA
ES MT
RY/
BY
:
Ready/Busy
The RY/
BY
is a dedicated, open-drain output pin that
indicates whether an Embedded Algorithm is in
progress or complete. The RY/
BY
status is valid after
the rising edge of the final
WE
pulse in the command
sequence. Since RY/
BY
is an open-drain output,
several RY/
BY
pins can be tied together in parallel
with a pull-up resistor to V
CC
.
If the output is low (Busy), the device is actively erasing
or programming. (This includes programming in the
Erase Suspend mode.) If the output is high (Ready),
the device is ready to read array data (including during
the Erase Suspend mode), or is in the standby mode.
Table 7 shows the outputs for RY/
BY
.
DQ7: Data Polling
F49L800UA/F49L800BA
Elite Semiconductor Memory Technology Inc.
Publication Date : May. 2007
Revision: 1.2 15/47
The DQ7 indicates to the host system whether an
Embedded Algorithm is in progress or completed, or
whether the device is in Erase Suspend mode. The
Data Polling is valid after the rising edge of the final
WE
pulse in the program or erase command
sequence.
During the Embedded Program algorithm, the device
outputs on DQ7 the complement of the datum
programmed
to DQ7. This DQ7 status also applies to programming
during Erase Suspend. When the Embedded Program
algorithm is complete, the device outputs the true data
on DQ7. The system must provide the program address
to read valid status information on DQ7. If a program
address falls within a protected sector, Data Polling on
DQ7 is active for approximately 1 μs, then the device
returns to reading array data.
During the Embedded Erase algorithm, Data Polling
produces a “0” on DQ7. When the Embedded Erase
algorithm is complete, or if the device enters the Erase
Suspend mode, Data Polling produces a “1” on DQ7.
The system must provide an address within any of the
sectors selected for erasure to read valid status
information on DQ7.
After an erase command sequence is written, if all
sectors selected for erasing are protected, Data Polling
on DQ7 is active for approximately 100 μs, then the
device returns to reading array data. If not all selected
sectors are protected, the Embedded Erase algorithm
erases the unprotected sectors, and ignores the
selected sectors that are protected.
When the system detects DQ7 has changed from the
complement to true data, it can read valid data at DQ7~
DQ0 on the following read cycles. This is because DQ7
may change asynchronously with DQ0–DQ6 while
Output Enable (
OE
) is asserted low. Refer to Figure
21,
Data
Polling
Timings
Algorithms), Figure 19 shows the Data Polling
algorithm.
(During
Embedded
DQ6:Toggle BIT I
Toggle Bit I on DQ6 indicates whether an Embedded
Program or Erase algorithm is in progress or complete,
or whether the device has entered the Erase Suspend
mode. Toggle Bit I may be read at any address, and is
valid after the rising edge of the final
WE
pulse in the
command sequence (prior to the program or erase
operation), and during the sector erase time-out.
During an Embedded Program or Erase algorithm
operation, successive read cycles to any address
cause DQ6 to toggle. The system may use either
OE
or
CE
to control the read cycles. When the operation
is complete, DQ6 stops toggling.
When an erase command sequence is written, if all
sectors selected for erasing are protected, DQ6
toggles for approximately 100 μs, then returns to
reading array data. If not all selected sectors are
protected, the Embedded Erase algorithm erases the
unprotected sectors, and ignores the selected sectors
that are protected.
The system can use DQ6 and DQ2 together to
determine whether a sector is actively erasing or is
erase-suspended. When the device is actively erasing
(i.e. the Embedded Erase algorithm is in progress),
DQ6 toggles. When the device enters the Erase
Suspend mode, DQ6 stops toggling. However, the
system must also use DQ2 to determine which sectors
are erasing or erase-suspended. Alternatively, the
system can use DQ7.
If a program address falls within a protected sector,
DQ6 toggles for approximately 2 μs after the program
command sequence is written, then returns to reading
array data.
DQ6 also toggles during the erase-suspend-program
mode, and stops toggling once the Embedded
Program algorithm is complete. Table 7 shows the
outputs for Toggle Bit I on DQ6. Figure 20 shows the
toggle bit algorithm. Figure 22 shows the toggle bit
timing diagrams. Figure 25 shows the differences
between DQ2 and DQ6 in graphical form. Refer to the
subsection on DQ2: Toggle Bit II.
DQ2: Toggle Bit II
The “Toggle Bit II” on DQ2, when used with DQ6,
indicates whether a particular sector is actively erasing
(that is, the Embedded Erase algorithm is in progress),
or whether that sector is erase-suspended. Toggle Bit II
is valid after the rising edge of the final
WE
or CE ,
whichever happens first, in the command sequence.
相關(guān)PDF資料
PDF描述
F49L800UA-70T 8 Mbit (1M x 8/512K x 16) 3V Only CMOS Flash Memory
F49L800UA-90T 8 Mbit (1M x 8/512K x 16) 3V Only CMOS Flash Memory
F50-A24-3002A90 RF Coaxial Connectors
F5001H INTELIGENT POWER SWITCH
F5001 PATENTED GOLD METALIZED SILICON GATE ENHANCEMENT MODE RF POWER VDMOS TRANSISTOR
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
F49L800UA_08 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:8 Mbit (1M x 8/512K x 16) 3V Only CMOS Flash Memory
F49L800UA_1 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:8 Mbit (1M x 8/512K x 16) 3V Only CMOS Flash Memory
F49L800UA-70T 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:8 Mbit (1M x 8/512K x 16) 3V Only CMOS Flash Memory
F49L800UA-70TG 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:8 Mbit (1M x 8/512K x 16) 3V Only CMOS Flash Memory
F49L800UA-70TIG 制造商:ESMT 制造商全稱:Elite Semiconductor Memory Technology Inc. 功能描述:8 Mbit (1M x 8/512K x 16) 3V Only CMOS Flash Memory