- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16530 > EVAL-ADV7179EBZ (Analog Devices Inc)BOARD EVALUATION FOR ADV7179 PDF資料下載
參數(shù)資料
| 型號： | EVAL-ADV7179EBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 26/52頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVALUATION FOR ADV7179 |
| 設(shè)計(jì)資源： | ADV7174/79 Eval Brd Docs |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 主要目的： | 視頻，視頻處理 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | ADV7179 |
| 主要屬性： | NTSC/PAL 數(shù)字視頻編碼器 |
| 次要屬性： | I²C 接口 |
| 已供物品： | 板 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當(dāng)前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
ADV7174/ADV7179
Rev. B | Page 32 of 52
MODE REGISTER 4 (MR4)
Bits:
MR47–MR40
Address:
SR4–SR0 = 04H
Mode Register 4 is an 8-bit-wide register. Figure 42 shows the various operations under the control of Mode Register 4.
MR41
MR40
MR47
MR42
MR44
MR43
MR45
MR46
OUTPUT SELECT
0
YC OUTPUT
1
RGB/YPbPr OUTPUT
MR40
RGB SYNC
0
DISABLE
1
ENABLE
MR42
PEDESTAL
CONTROL
0
PEDESTAL OFF
1
PEDESTAL ON
MR44
SLEEP MODE
CONTROL
0
DISABLE
1
ENABLE
MR46
ACTIVE VIDEO
FILTER CONTROL
0
DISABLE
1
ENABLE
MR45
MR47
(0)
ZERO SHOULD
BE WRITTEN TO
THIS BIT
VSYNC_3H
0
DISABLE
1
ENABLE
MR43
RGB/YUV
CONTROL
0
RGB OUTPUT
1
YPbPr OUTPUT
MR41
02980-A
-041
Figure 42. Mode Register 4
Table 14. MR4 Bit Description
Bit Name
Bit No.
Description
Output Select
MR40
This bit specifies if the part is in composite video or RGB/YPbPr mode.
RGB/YPbPr Control
MR41
This bit enables the output from the RGB DACs to be set to YPbPr output video standard.
RGB Sync
MR42
This bit is used to set up the RGB outputs with the sync information encoded on all RGB
outputs.
VSYNC_3H
MR43
When this bit is enabled (1) in slave mode, it is possible to drive the VSYNC active low
input for 2.5 lines in PAL mode and three lines in NTSC mode. When this bit is enabled in
master mode, the ADV7174/ADV7179 outputs an active low VSYNC signal for three lines
in NTSC mode and 2.5 lines in PAL mode.
Pedestal Control
MR44
This bit specifies whether a pedestal is to be generated on the NTSC composite video
signal. This bit is invalid if the ADV7174/ ADV7179 is configured in PAL mode.
Active Video Filter Control
MR45
This bit controls the filter mode applied outside the active video portion of the line. This
filter ensures that the sync rise and fall times are always on spec regardless of which luma
filter is selected. A Logic 1 enables this mode.
Sleep Mode Control
MR46
When this bit is set (1), sleep mode is enabled. With this mode enabled, the
ADV7174/ADV7179 power consumption is reduced to typically 200 nA. The I2C registers
can be written to and read from when the ADV7174/ADV7179 is in sleep mode. If MR46 is
set to a (0) when the device is in sleep mode, the ADV7174/ADV7179 comes out of sleep
mode and resumes normal operation. Also, if the RESET signal is applied during sleep
mode, the ADV7174/ADV7179 comes out of sleep mode and resumes normal operation.
Reserved
MR47
A Logic 0 should be written to this bit.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CK21251R5M-T | INDUCTOR 1.5UH LAYER 0805 |
| VE-J0N-EZ-S | CONVERTER MOD DC/DC 18.5V 25W |
| H1AXH-6436G | IDC CABLE - HSC64H/AE64G/X |
| SP1812R-334K | INDUCTOR PWR SHIELDED 330UH SMD |
| UPJ1H820MPD1TD | CAP ALUM 82UF 50V 20% RADIAL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-ADV7180-32EBZ | 功能描述:BOARD EVAL FOR ADV7180 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:Advantiv® 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
| EVAL-ADV7180-48EBZ | 制造商:AD 制造商全稱:Analog Devices 功能描述:10-Bit, 4?? Oversampling SDTV Video Decoder |
| EVAL-ADV7180-48EBZ-8P-CAL | 制造商:Analog Devices 功能描述: |
| EVAL-ADV7180LFEB | 制造商:Analog Devices 功能描述:ADV7180 EVAL BOARD - Bulk |
| EVAL-ADV7180LFEBZ | 功能描述:BOARD EVAL FOR ADV7180 LFCSP RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:Advantiv® 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理，熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板，CD，電源 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。