參數(shù)資料
型號(hào): EVAL-ADV7179EBZ
廠商: Analog Devices Inc
文件頁(yè)數(shù): 25/52頁(yè)
文件大?。?/td> 0K
描述: BOARD EVALUATION FOR ADV7179
設(shè)計(jì)資源: ADV7174/79 Eval Brd Docs
標(biāo)準(zhǔn)包裝: 1
主要目的: 視頻,視頻處理
嵌入式:
已用 IC / 零件: ADV7179
主要屬性: NTSC/PAL 數(shù)字視頻編碼器
次要屬性: I²C 接口
已供物品:
ADV7174/ADV7179
Rev. B | Page 31 of 52
MODE REGISTER 3 (MR3)
Bits:
MR37–MR30
Address:
SR4–SR0 = 03H
Mode Register 3 is an 8-bit-wide register. Figure 41 shows the various operations under the control of Mode Register 3.
MR31
MR30
MR37
MR32
MR34
MR33
MR35
MR36
MR30
MR31
RESERVED
VBI_OPEN
0
DISABLE
1
ENABLE
MR32
DAC OUTPUT
0
COMPOSITE
1
GREEN/LUMA/Y
MR33
DAC A
BLUE/COMP/Pb
DAC B
RED/CHROMA/Pr
DAC C
CHROMA OUTPUT
SELECT
0
DISABLE
1
ENABLE
MR34
TELETEXT
ENABLE
0
DISABLE
1
ENABLE
MR35
TTXREQ BIT
MODE CONTROL
0
NORMAL
1
BIT REQUEST
MR36
INPUT DEFAULT
COLOR
0
DISABLE
1
ENABLE
MR37
02980-A
-040
Figure 41. Mode Register 3
Table 12. MR3 Bit Description
Bit Name
Bit No.
Description
Revision Code
MR30–MR31
These bits are read-only and indicate the revision of the device.
VBI Open
MR32
This bit determines whether or not data in the vertical blanking interval (VBI) is output to
the analog outputs or blanked. VBI data insertion is not available in Slave Mode 0. Also,
when both BLANK input control and VBI open are enabled, BLANK input control has
priority, i.e., VBI data insertion will not work.
DAC Output
MR33
This bit is used to switch the DAC outputs from SCART to a EUROSCART configuration. A
complete list of all DAC output configurations is shown in Table 13.
Chroma Output Select
MR34
With this active high bit it is possible to output an extra chrominance signal C, on DAC A
in any configuration that features a CVBS signal.
Teletext Enable
MR35
This bit must be set to 1 to enable Teletext data insertion on the TTX pin.
TTXREQ Bit Mode Control
MR36
This bit enables switching of the Teletext request signal from a continuous high signal
(MR36 = 0) to a bitwise request signal (MR36 = 1).
Input Default Color
MR37
This bit determines the default output color from the DACs for zero input pixel data (or
disconnected). A Logic 0 means that the color corresponding to 00000000 is displayed. A
Logic 1 forces the output color to black for 00000000 pixel input video data.
Table 13. DAC Output Configuration Matrix
MR34
MR40
MR41
MR33
DAC A
DAC B
DAC C
0
CVBS
C
CVBS: Composite Video Baseband Signal
Y: Luminance Component Signal (For YPbPr or Y/C Mode)
C: Chrominance Signal (For Y/C Mode)
Pb: ColorComponent Signal (For YPbPr Mode)
Pr: Color Component Signal (For YPbPr Mode)
R: RED Component Video (For RGB Mode)
G: GREEN Component Video (For RGB Mode)
B: BLUE Component Video (For RGB Mode)
Each DAC can be powered on or off individually
See MR1 Description and Figure 39.
0
1
Y
CVBS
C
0
1
0
CVBS
C
0
1
Y
CVBS
C
0
1
0
CVBS
B
R
0
1
0
1
G
B
R
0
1
0
CVBS
Pb
Pr
0
1
Y
Pb
Pr
1
0
C
CVBS
C
1
0
1
Y
CVBS
C
1
0
1
0
C
CVBS
C
1
0
1
Y
CVBS
C
1
0
C
B
R
1
0
1
G
B
R
1
0
C
Pb
Pr
1
Y
Pb
Pr
相關(guān)PDF資料
PDF描述
CK21251R5M-T INDUCTOR 1.5UH LAYER 0805
VE-J0N-EZ-S CONVERTER MOD DC/DC 18.5V 25W
H1AXH-6436G IDC CABLE - HSC64H/AE64G/X
SP1812R-334K INDUCTOR PWR SHIELDED 330UH SMD
UPJ1H820MPD1TD CAP ALUM 82UF 50V 20% RADIAL
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-ADV7180-32EBZ 功能描述:BOARD EVAL FOR ADV7180 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:Advantiv® 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信,線路接口單元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板,電源,線纜,CD 其它名稱:82EBV2081
EVAL-ADV7180-48EBZ 制造商:AD 制造商全稱:Analog Devices 功能描述:10-Bit, 4?? Oversampling SDTV Video Decoder
EVAL-ADV7180-48EBZ-8P-CAL 制造商:Analog Devices 功能描述:
EVAL-ADV7180LFEB 制造商:Analog Devices 功能描述:ADV7180 EVAL BOARD - Bulk
EVAL-ADV7180LFEBZ 功能描述:BOARD EVAL FOR ADV7180 LFCSP RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:Advantiv® 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理,熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板,CD,電源