- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16560 > EVAL-ADF4360-6EBZ1 (Analog Devices Inc)BOARD EVALUATION FOR ADF4360-6 PDF資料下載
參數(shù)資料
| 型號(hào)： | EVAL-ADF4360-6EBZ1 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 9/24頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVALUATION FOR ADF4360-6 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 主要目的： | 計(jì)時(shí)，頻率合成器 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | ADF4360-6 |
| 主要屬性： | 帶 VCO 的單路整數(shù)-N PLL |
| 次要屬性： | 1.15GHz，200kHz PFD |
| 已供物品： | 板，線纜，軟件 |
| 相關(guān)產(chǎn)品： | ADF4360-6BCPZ-ND - IC SYNTHESIZER VCO 24LFCSP ADF4360-6BCPZRL7-ND - IC SYNTHESIZER VCO 24LFCSP ADF4360-6BCPZRL-ND - IC SYNTHESIZER VCO 24LFCSP |
Data Sheet
ADF4360-6
Rev. B | Page 17 of 24
Hardware Power-Up/Power-Down
If the part is powered down via the hardware (using the CE pin)
and powered up again without any change to the N counter
register during power-down, the part locks at the correct fre-
quency because the part is already in the correct frequency
band. The lock time depends on the value of capacitance on the
CN pin, which is <5 ms for 10 F capacitance. The smaller ca-
pacitance of 440 nF on this pin enables lock times of <600 s.
The N counter value cannot be changed while the part is in
power-down because the part may not lock to the correct fre-
quency on power-up. If it is updated, the correct programming
sequence for the part after power-up is to the R counter latch,
followed by the control latch, and finally the N counter latch,
with the required interval between the control latch and N
counter latch, as described in the Initial Power-Up section.
Software Power-Up/Power-Down
If the part is powered down via the software (using the control
latch) and powered up again without any change to the N coun-
ter latch during power-down, the part locks at the correct fre-
quency because the part is already in the correct frequency
band. The lock time depends on the value of capacitance on the
CN pin, which is <5 ms for 10 F capacitance. The smaller ca-
pacitance of 440 nF on this pin enables lock times of <600 s.
The N counter value cannot be changed while the part is in
power-down because the part may not lock to the correct fre-
quency on power-up. If it is updated, the correct programming
sequence for the parts after power-up is to the R counter latch,
followed by the control latch, and finally the N counter latch,
with the required interval between the control latch and N
counter latch, as described in the Initial Power-Up section.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GMC07DRXN-S734 | CONN EDGECARD 14POS DIP .100 SLD |
| RCM08DCMT-S288 | CONN EDGECARD 16POS .156 EXTEND |
| M1BXA-3036R | IDC CABLE - MSR30A/MC34M/X |
| GCC10DREN-S93 | CONN EDGECARD 20POS .100 EYELET |
| A3AAH-2418M | IDC CABLE - ASC24H/AE24M/ASC24H |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-ADF4360-7EB1 | 制造商:Analog Devices 功能描述:Evaluation Board For ADF4360-7 制造商:Analog Devices 功能描述:EVAL CARD ((NS)) |
| EVAL-ADF4360-7EBZ1 | 制造商:Analog Devices 功能描述:PLL/Frequency Synthesizer EVAL BOARD 制造商:Analog Devices 功能描述:PLL/FREQUENCY SYNTHESIZER EVAL BOARD, Silicon Manufacturer:Analog Devices, Silic 制造商:Analog Devices 功能描述:Eval Board ADF4360 VCO/Freq Synthesizer |
| EVAL-ADF4360-8EB1 | 制造商:Analog Devices 功能描述:Evaluation Board For ADF4360-8 |
| EVAL-ADF4360-8EBZ1 | 功能描述:BOARD EVALUATION FOR ADF4360-8 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電源管理，電池充電器 嵌入式:否 已用 IC / 零件:MAX8903A 主要屬性:1 芯鋰離子電池 次要屬性:狀態(tài) LED 已供物品:板 |
| EVAL-ADF4360-9EBZ1 | 功能描述:EVALUATION BOARD FOR ADF4360-9 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。