參數(shù)資料
型號: EVAL-ADF4157EB1Z
廠商: Analog Devices Inc
文件頁數(shù): 13/24頁
文件大?。?/td> 0K
描述: BOARD EVALUATION FOR ADF4157
標(biāo)準(zhǔn)包裝: 1
主要目的: 計時,頻率合成器
嵌入式:
已用 IC / 零件: ADF4157
主要屬性: 單路分?jǐn)?shù)-N PLL
次要屬性: 6GHz
已供物品:
相關(guān)產(chǎn)品: ADF4157BRUZ-ND - IC PLL FREQ SYNTH 6GHZ 16TSSOP
ADF4157BRUZ-RL7-ND - IC PLL FREQ SYNTH 6GHZ 16TSSOP
ADF4157BRUZ-RL-ND - IC PLL FREQ SYNTH 6GHZ 16TSSOP
ADF4157
Data Sheet
Rev. D | Page 20 of 24
LOW FREQUENCY APPLICATIONS
The specification on the RF input is 0.5 GHz minimum; however,
RF frequencies lower than this can be used, providing the mini-
mum slew rate specification of 400 V/s is met. An appropriate
LVDS driver can be used to square up the RF signal before it is
fed back to the ADF4157 RF input. The FIN1001 from Fairchild
Semiconductor is one such LVDS driver.
FILTER DESIGN—ADIsimPLL
A filter design and analysis program is available to help the user
implement PLL design. Visit www.analog.com/pll for a free
download of the ADIsimPLL software. The software designs,
simulates, and analyzes the entire PLL frequency domain and
time domain response. Various passive and active filter architec-
tures are allowed.
OPERATING WITH WIDE LOOP FILTER
BANDWIDTHS
If a wide loop filter bandwidth is used (>60 kHz), fluctuations
in the phase noise profile may be noticed on channels that are
close to integer multiples of the PFD frequency. This is due to
operation of the charge pump close to the dead zone. To improve
the phase noise, a bleed current can be enabled to bias the charge
pump away from the dead zone. To enable this, set Bit DB[24:23]
in Register 4. Using this mode has the added advantage of
improving the integer boundary spurs by 4 dB to 5 dB. Note
that it is also safe to use this mode if the loop filter bandwidth
is <60 kHz.
PCB DESIGN GUIDELINES FOR THE CHIP SCALE
PACKAGE
The lands on the chip scale package (CP-20) are rectangular.
The printed circuit board pad for these should be 0.1 mm
longer than the package land length and 0.05 mm wider than
the package land width. The land should be centered on the pad.
This ensures that the solder joint size is maximized.
The bottom of the chip scale package has a central thermal pad.
The thermal pad on the printed circuit board (PCB) should be
at least as large as the exposed pad. On the printed circuit
board, there should be a clearance of at least 0.25 mm between
the thermal pad and the inner edges of the pad pattern. This
ensures that shorting is avoided.
Thermal vias can be used on the PCB thermal pad to improve
thermal performance of the package. If vias are used, they should
be incorporated into the thermal pad at 1.2 mm pitch grid. The
via diameter should be between 0.3 mm and 0.33 mm, and the
via barrel should be plated with 1 ounce of copper to plug the
via. The user should connect the PCB thermal pad to AGND.
相關(guān)PDF資料
PDF描述
AD9553/PCBZ BOARD EVAL FOR AD9553
ECE-T2WA561EA CAP ALUM 560UF 450V 20% SNAP
5503995-1 CABLE ASSEM FIBER ST-ST 1 METER
M1BXK-2436J IDC CABLE - MSR24K/MC24G/X
5504970-5 CABLE ASSEM FIBER SC-SC 10METER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-ADF4157EB1Z1 制造商:AD 制造商全稱:Analog Devices 功能描述:High Resolution 6 GHz Fractional-N Frequency Synthesizer
EVAL-ADF4158EB1Z 功能描述:BOARD EVALUATION FOR ADF4158 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理,熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板,CD,電源
EVAL-ADF4193EBZ1 功能描述:BOARD EVALUATION EB1 FOR ADF4193 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信,線路接口單元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板,電源,線纜,CD 其它名稱:82EBV2081
EVAL-ADF4193EBZ2 功能描述:BOARD EVALUATION EB2 FOR ADF4193 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信,線路接口單元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板,電源,線纜,CD 其它名稱:82EBV2081
EVAL-ADF4206-7EB1 制造商:Analog Devices 功能描述:EVALUATION BOARD FOR DUAL RF PLL FREQUENCY SYNTHESIZERS 制造商:Analog Devices 功能描述:DUAL RF PLL FREQ SYNTHESIZERS - Bulk