參數(shù)資料
型號(hào)： EVAL-ADAU1442EBZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 38/93頁(yè)
文件大小： 0K
描述： BOARD EVAL FOR ADAU1442
標(biāo)準(zhǔn)包裝： 1
系列： SigmaDSP®
主要目的： 音頻，音頻處理
嵌入式： 是，DSP
已用 IC / 零件： ADAU1442
主要屬性： 單芯片多通道 28/56 位音頻 DSP
次要屬性： I²C & SPI 接口
已供物品： 電路板，線纜，說明文檔，GPIO 子板，電源
ADAU1442/ADAU1445/ADAU1446
Data Sheet
Rev. D | Page 42 of 92
selector (that is, the 18:2 multiplexer) allows each serial output
port to clock from any available clock domain. In master mode,
the clock domain selector is bypassed, and the assignments
described in Table 28 are used.
Table 28. Output Clock Domain Assignments in Master Mode
Data Pin
Clock Pins
SDATA_OUT0
LRCLK9, BCLK9
SDATA_OUT1
LRCLK10, BCLK10
SDATA_OUT2
LRCLK11, BCLK11
SDATA_OUT3
LRCLK3, BCLK3
SDATA_OUT4
LRCLK4, BCLK4
SDATA_OUT5
LRCLK5, BCLK5
SDATA_OUT6
LRCLK6, BCLK6
SDATA_OUT7
LRCLK7, BCLK7
SDATA_OUT8
LRCLK8, BCLK8
The maximum number of audio channels that can be output
from SigmaDSP is 24. The serial output ports must be set in a
way that respects this (for example, two TDM16 streams is not a
valid entry).
All data is processed in twos complement, MSB-first format,
and the left channel always precedes the right channel.
SERIAL OUTPUT PORT MODES AND SETTINGS
Each of the nine serial output ports is controlled by setting an
individual 2-byte word in the serial output mode register for
each port (see Table 29 for the register addresses). Each serial
data signal can be set to use any of the nine clock domains
(slave mode) or an internally generated LRCLK signal at
fS,NORMAL, fS,DUAL, or fS,QUAD. The default value for each serial port
on reset is set to TDM2, I2S, 24-bit, negative LRCLK and BCLK
polarity slave mode using a 50% duty cycle LRCLK clock signal
(as opposed to a synchronization pulse). This configuration
corresponds to a setting of 0x3C00. The serial data uses its
corresponding clock domain (for example, SDATA3 uses
LRCLK3 and BCLK3).
Restrictions
When the device is in MOST mode, the MSB position of the
serial data is delayed by one bit clock from the start of the frame
(I2S position) and the data width is restricted to 16 bits.
When the device is in MSB delay-by-12 mode, the serial data
can be 16 or 20 bits wide (not 24 bits). When the device is in
MSB delay-by-16 mode, the serial data can only be 16 bits wide.
For information on TDM capabilities, refer to Table 18.
SERIAL
OUTPUT
PORTS
(×9)
SDATA_OUT0
SDATA_OUT1
SDATA_OUT2
SDATA_OUT3
SDATA_OUT4
SDATA_OUT5
SDATA_OUT6
SDATA_OUT7
SDATA_OUT8
DEDICATED
OUTPUT
CLOCK DOMAINS
(×3)
9 TO 11
BCL
K9/
L
RCL
K9
BCL
K10/
L
RCL
K10
BCL
K11/
L
RCL
K11
ASSIGNABLE
INPUT/OUTPUT
CLOCK DOMAINS
(×6)
3 TO 8
BCL
K3/
L
RCL
K3
BCL
K4/
L
RCL
K4
BCL
K5/
L
RCL
K5
BCL
K6/
L
RCL
K6
BCL
K7/
L
RCL
K7
BCL
K8/
L
RCL
K8
4:2
TO SERIAL
INPUT PORTS
3 TO 8
(×6)
18:2
(×9)
CLOCK PAD
MULTIPLEXERS
CLOCK DOMAIN
SELECTOR
3
4
5
6
7
8
9
10 11
2
07696-
034
Figure 33. Output Serial Port Clock Multiplexing
相關(guān)PDF資料
PDF描述
A3AAH-4036G IDC CABLE - ASC40H/AE40G/ASC40H
AMIS30622C6227RG IC MOTOR DVR MICROSTP I2C 20SOIC
A1CXB-3036M IDC CABLE- AKC30B/AE30M/X
VE-214-EX CONVERTER MOD DC/DC 48V 75W
GCC10DRYH-S734 CONN EDGECARD 20POS DIP .100 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-ADAU1446EBZ 功能描述:BOARD EVAL FOR ADAU1446 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:SigmaDSP® 標(biāo)準(zhǔn)包裝:1 系列:PCI Express® (PCIe) 主要目的:接口，收發(fā)器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板
EVAL-ADAU1590EBZ 制造商:Analog Devices 功能描述:EVAL BOARD - Bulk
EVAL-ADAU1592EBZ 制造商:Analog Devices 功能描述:Evaluation Board For ADAU1592 制造商:Analog Devices 功能描述:EVAL BOARD - Boxed Product (Development Kits)
EVAL-ADAU1701EB 制造商:Analog Devices 功能描述:EVAL BOARD FOR SIGMADSP AUDIO PROCESSOR - Bulk
EVAL-ADAU1701EBZ 制造商:Analog Devices 功能描述:EVAL BOARD - Bulk
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*