參數(shù)資料
型號: EVAL-ADAU1442EBZ
廠商: Analog Devices Inc
文件頁數(shù): 36/93頁
文件大?。?/td> 0K
描述: BOARD EVAL FOR ADAU1442
標(biāo)準(zhǔn)包裝: 1
系列: SigmaDSP®
主要目的: 音頻,音頻處理
嵌入式: 是,DSP
已用 IC / 零件: ADAU1442
主要屬性: 單芯片多通道 28/56 位音頻 DSP
次要屬性: I²C & SPI 接口
已供物品: 電路板,線纜,說明文檔,GPIO 子板,電源
ADAU1442/ADAU1445/ADAU1446
Data Sheet
Rev. D | Page 40 of 92
Bit Position
Description
Default
[7:6]
Word length
00
00 = 24 bits
01 = 20 bits
10 = 16 bits
11 = flexible TDM mode3
[5:3]
MSB position
000
000 = I2S (delayed by 1)
001 = left justified (delayed by 0)
010 = delayed by 8
011 = delayed by 12
100 = delayed by 16
[2:0]
TDM type
000
000 = TDM2 (stereo)
001 = TDM4
010 = TDM8 or flexible TDM mode3
011 = TDM16
100 = packed TDM4
1 Bit 15 and Bits[13:10] must be used in conjunction to set the port as a master or slave.
2 The default depends on the address: 0xE000 = 0001, 0xE001 = 0010, 0xE002 = 0011, 0xE003 = 0100, 0xE004 = 0101, 0xE005 = 0110, 0xE006 = 0111, 0xE007 = 1000, and
0xE008 = 1001.
3 To activate flexible TDM mode, both Bits[7:6] and Bits[2:0] must be set.
Clock Output Enable Bit (Bit 15)
This bit controls the serial port’s respective bit clock as well as
the left and right clocks. When this bit is set to 1, the clock pins
are set to output. When this bit is set to 0, the clock pins are not
output clocks. In Register 0xE000 to Register 0xE008, Bit 15 and
Bits[13:10] must be used in conjunction to set the port as a master
or slave. Clock domains are assigned to input or output serial
ports with the clock pad multiplexer register (Address 0xE240).
For more information, see the Clock Pad Multiplexer section.
Frame Sync Type Bit (Bit 14)
This bit sets the type of LRCLK signal that is used. When this
bit is set to 0, the clock signal is a square wave. When this bit is
set to 1, the signal is a narrow pulse.
Clock Domain Master/Slave Select Bits (Bits[13:10])
These bits determine whether the serial port outputs its clocks
as a master or slave to an available clock domain. If a serial port
is set to be a master, the clock output enable bit (Bit 15) must be
set to 1. If a serial port is set as a slave, the clock output enable
bit must be set to 0. In both cases, the corresponding clock pad
multiplexer must be set to the serial input domain if it is assign-
able. For more information, see the Clock Pad Multiplexer
section. Note that an arbitrary number of serial ports can be
slaves to a single clock domain, but a single serial port can only
be a master to one clock domain. The values for fS,NORMAL, fS,DUAL,
and fS,QUAD are 48 kHz, 96 kHz, and 192 kHz, respectively, for a
172.032 MHz core clock signal.
Serial Input BCLK Polarity Bit (Bit 9)
The polarity of BCLKx determines whether LRCLKx and
SDATA_INx change on a rising (+) or falling () edge of the
BCLKx signal. Standard I2S signals use negative BCLK polarity.
Serial Input LRCLK Polarity Bit (Bit 8)
The polarity of LRCLKx determines whether the left stereo channel
is initiated on a rising (+) or falling () edge of the LRCLKx signal.
Standard I2S signals use negative LRCLK polarity.
相關(guān)PDF資料
PDF描述
A3AAH-4036G IDC CABLE - ASC40H/AE40G/ASC40H
AMIS30622C6227RG IC MOTOR DVR MICROSTP I2C 20SOIC
A1CXB-3036M IDC CABLE- AKC30B/AE30M/X
VE-214-EX CONVERTER MOD DC/DC 48V 75W
GCC10DRYH-S734 CONN EDGECARD 20POS DIP .100 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-ADAU1446EBZ 功能描述:BOARD EVAL FOR ADAU1446 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:SigmaDSP® 標(biāo)準(zhǔn)包裝:1 系列:PCI Express® (PCIe) 主要目的:接口,收發(fā)器,PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板
EVAL-ADAU1590EBZ 制造商:Analog Devices 功能描述:EVAL BOARD - Bulk
EVAL-ADAU1592EBZ 制造商:Analog Devices 功能描述:Evaluation Board For ADAU1592 制造商:Analog Devices 功能描述:EVAL BOARD - Boxed Product (Development Kits)
EVAL-ADAU1701EB 制造商:Analog Devices 功能描述:EVAL BOARD FOR SIGMADSP AUDIO PROCESSOR - Bulk
EVAL-ADAU1701EBZ 制造商:Analog Devices 功能描述:EVAL BOARD - Bulk