- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17030 > EVAL-AD7730LEBZ (Analog Devices Inc)BOARD EVALUATION FOR AD7730 PDF資料下載
參數(shù)資料
| 型號： | EVAL-AD7730LEBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 9/53頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVALUATION FOR AD7730 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| ADC 的數(shù)量： | 1 |
| 位數(shù)： | 24 |
| 采樣率（每秒）： | 600 |
| 數(shù)據(jù)接口： | 串行 |
| 輸入范圍： | ±80 mV |
| 在以下條件下的電源（標(biāo)準(zhǔn)）： | 125mW @ 600SPS |
| 工作溫度： | -40°C ~ 85°C |
| 已用 IC / 零件： | AD7730 |
| 已供物品： | 板，CD |
| 相關(guān)產(chǎn)品： | AD7730LBRUZ-ND - IC ADC TRANSDUCER BRIDGE 24TSSOP AD7730LBRZ-ND - IC ADC TRANSDUCER BRIDGE 24SOIC AD7730LBRUZ-REEL7-ND - IC ADC TRANSDUCER BRIDGE 24TSSOP AD7730LBRZ-REEL-ND - IC ADC TRANSDUCER BRIDGE 24SOIC AD7730LBRUZ-REEL-ND - IC ADC TRANSDUCER BRIDGE 24TSSOP AD7730BRUZ-REEL7-ND - IC ADC BRIDGE TRANSDUCER 24TSSOP AD7730BRUZ-REEL-ND - IC ADC BRIDGE TRANSDUCER 24TSSOP AD7730BRUZ-ND - IC ADC TRANSDUCER BRIDGE 24TSSOP AD7730BNZ-ND - IC ADC TRANSDUCER BRIDGE 24-DIP AD7730BRZ-REEL7TR-ND - IC ADC BRDGE TRANSDCR 24SOIC TR 更多... |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁
AD7730/AD7730L
–17–
Bit
Location
Mnemonic
Description
MR12
B/U
Bipolar/Unipolar Bit. A 0 in this bit selects bipolar operation and the output coding is 00 . . . 000 for
negative full-scale input, 10 . . . 000 for zero input, and 11 . . . 111 for positive full-scale input. A 1 in
this bit selects unipolar operation and the output coding is 00 . . . 000 for zero input and 11 . . . 111 for
positive full-scale input.
MR11
DEN
Digital Output Enable Bit. With this bit at 1, the AIN2(+)/D1 and AIN2(–)/D0 pins assume their
digital output functions and the output drivers connected to these pins are enabled. In this mode, the
user effectively has two port bits which can be programmed over the serial interface.
MR10–MR9 D1–D0
Digital Output Bits. These bits determine the digital outputs on the AIN2(+)/D1 and AIN2(–)/D0 pins,
respectively, when the DEN bit is a 1. For example, a 1 written to the D1 bit of the Mode Register
(with the DEN bit also a 1) will put a logic 1 on the AIN2(+)/D1 pin. This logic 1 will remain on this
pin until a 0 is written to the D1 bit (in which case the AIN2(+)/D1 pin goes to a logic 0) or the digital
output function is disabled by writing a 0 to the DEN bit.
MR8
WL
Data Word Length Bit. This bit determines the word length of the Data Register. A 0 in this bit selects
16-bit word length when reading from the data register (i.e.,
RDY returns high after 16 serial clock
cycles in the read operation). A 1 in this bit selects 24-bit word length for the Data Register.
MR7
HIREF
High Reference Bit. This bit should be set in accordance with the reference voltage which is being used
on the part. If the reference voltage is 5 V, the HIREF bit should be set to 1. If the reference voltage is
2.5 V, the HIREF bit should be set to a 0. With the HIREF bit set correctly for the appropriate applied
reference voltage, the input ranges are 0 mV to +10 mV, +20 mV, +40 mV and +80 mV for unipolar
operation and
±10 mV, ±20 mV, ±40 mV and ±80 mV for bipolar operation.
It is possible for a user with a 2.5 V reference to set the HIREF bit to a 1. In this case, the part is oper-
ating with a 2.5 V reference but assumes it has a 5 V reference. As a result, the input ranges on the part
become 0 to +5 mV, +10 mV, +20 mV and +40 mV for unipolar operation and
±5 mV, ±10 mV,
±20 mV and ±40 mV for bipolar operation. However, the output noise from the part (in nV) will re-
main unchanged so the resolution of the part (in counts) will halve.
MR6
ZERO
A zero must be written to this bit to ensure correct operation of the AD7730.
MR5–MR4
RN1–RN0
Input Range Bits. These bits determine the analog input range for the selected analog input. The dif-
ferent input ranges are outlined in Table XII. The table is valid for a reference voltage of 5 V with the
HIREF bit at 1, or for a reference voltage of 2.5 V with the HIREF bit at a logic 0.
Table XII. Input Range Selection
Input Range
RN1
RN0
B/U Bit = 0
B/U Bit = 1
0
–10 mV to +10 mV
0 mV to +10 mV
0
1
–20 mV to +20 mV
0 mV to +20 mV
1
0
–40 mV to +40 mV
0 mV to +40 mV
1
–80 mV to +80 mV
0 mV to +80 mV
Power-On/Reset Default
Note that the input range given in the above table is the range that appears at the input of the PGA
after the DAC offset value has been applied. If the DAC adjusts out no offset (DAC Register is 0010
0000), then this is also the input voltage range at the analog input pins. If, for example, the DAC sub-
tracts out 50 mV of offset and the part is being operated in bipolar mode with RN1 and RN0 at 0, 0,
the actual input voltage range at the analog input is +40 mV to +60 mV.
MR3
CLKDIS
Master Clock Disable Bit. A 1 in the bit disables the master clock from appearing at the MCLK OUT
pin. When disabled, the MCLK OUT pin is forced low. It allows the user the flexibility of using the
MCLK OUT as a clock source for other devices in the system or of turning off the MCLK OUT as a
power saving feature. When using an external master clock at the MCLK IN pin, the AD7730 contin-
ues to have internal clocks and will convert normally with the CLKDIS bit active. When using a crystal
oscillator or ceramic resonator across the MCLK IN and MCLK OUT pins, the AD7730 clock is
stopped and no conversions take place when the CLKDIS bit is active.
REV. B
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EBC20DRTN-S93 | CONN EDGECARD 40POS DIP .100 SLD |
| RGM06DTKN-S288 | CONN EDGECARD 12POS .156 EXTEND |
| EBC20DRTH-S93 | CONN EDGECARD 40POS DIP .100 SLD |
| PCMC133E-1R0MF | COIL 1.0 UH POWER CHOKE 20% SMD |
| RYM06DTKH-S288 | CONN EDGECARD 12POS .156 EXTEND |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD7731EB | 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk |
| EVAL-AD7731EBZ | 功能描述:BOARD EVALUATION FOR AD7731 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD7732EB | 制造商:Analog Devices 功能描述:2-CHANNEL, ??10 V INPUT RANGE, HIGH THROUGHPUT, 24-BIT ADC |
| EVAL-AD7732EBZ | 功能描述:BOARD EVAL FOR AD7732 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD7734EBZ | 功能描述:BOARD EVALUATION FOR AD7734 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。