參數(shù)資料
型號: EVAL-AD7685SDZ
廠商: Analog Devices Inc
文件頁數(shù): 15/28頁
文件大小: 0K
描述: BOARD EVAL FOR AD7685
標準包裝: 1
系列: PulSAR®
ADC 的數(shù)量: 1
位數(shù): 16
采樣率(每秒): 250k
數(shù)據(jù)接口: 串行
輸入范圍: ±VREF
在以下條件下的電源(標準): 10mW @ 250kSPS
工作溫度: -40°C ~ 85°C
已用 IC / 零件: AD7685
已供物品:
AD7685
Rev. C | Page 22 of 28
CHAIN MODE, NO BUSY INDICATOR
This mode can be used to daisy-chain multiple AD7685s on a
3-wire serial interface. This feature is useful for reducing
component count and wiring connections, for example, in
isolated multiconverter applications or for systems with a
limited interfacing capacity. Data readback is analogous to
clocking a shift register.
A connection diagram example using two AD7685s is shown in
Figure 42, and the corresponding timing is given in Figure 43.
When SDI and CNV are low, SDO is driven low. With SCK low,
a rising edge on CNV initiates a conversion and selects the
chain mode. In this mode, CNV is held high during the
conversion phase and the subsequent data readback. When the
conversion is complete, the MSB is output onto SDO and the
AD7685 enters the acquisition phase and powers down. The
remaining data bits stored in the internal shift register are then
clocked by subsequent SCK falling edges. For each ADC, SDI
feeds the input of the internal shift register and is clocked by the
SCK falling edge. Each ADC in the chain outputs its data MSB
first, and 16 × N clocks are required to readback the N ADCs.
The data is valid on both SCK edges. Although the rising edge
can be used to capture the data, a digital host using the SCK
falling edge will allow a faster reading rate and, consequently,
more AD7685s in the chain, provided the digital host has an
acceptable hold time. The maximum conversion rate may be
reduced due to the total readback time. For instance, with a 5 ns
digital host setup time and 3 V interface, up to eight AD7685s
running at a conversion rate of 220 kSPS can be daisy-chained
on a 3-wire port.
CLK
CONVERT
DATA IN
DIGITAL HOST
02
96
8-
0
40
CNV
SCK
SDO
SDI
AD7685
B
CNV
SCK
SDO
SDI
AD7685
A
Figure 42. Chain Mode Connection Diagram
SDOA = SDIB
DA15
DA14
DA13
SCK
1
2
3
303132
tSSDISCK
tHSDISCK
tEN
CONVERSION
ACQUISITION
tCONV
tCYC
tACQ
ACQUISITION
CNV
DA1
14
15
tSCK
tSCKL
tSCKH
DA0
17
18
16
SDIA = 0
SDOB
DB15
DB14
DB13
DA1
DB1DB0DA15
DA14
tHSDO
tDSDO
tSSCKCNV
tHSCKCNV
DA0
02
96
8-
0
41
Figure 43. Chain Mode Serial Interface Timing
相關(guān)PDF資料
PDF描述
ADR421ARZ-REEL7 IC VREF SERIES PREC 2.5V 8-SOIC
REC5-483.3SRW/H6/C CONV DC/DC 5W 36-72VIN 3.3VOUT
0982660899 CBL 21PS 0.5MM JMPR TYPE A 1.18"
PH50S280-15 DC-DC CONVERTER 50W 15V OUTPUT
UPS2F221MRD CAP ALUM 220UF 315V 20% RADIAL
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-AD7686CB 制造商:Analog Devices 功能描述:
EVAL-AD7686CBZ 功能描述:BOARD EVALUATION FOR AD7686 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:PulSAR® 產(chǎn)品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標準):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件
EVAL-AD7686SDZ 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 EVAL BOARD 100Ksps/400Ksps 16 bit I.C RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V
EVAL-AD7687CB 制造商:Analog Devices 功能描述:EVAL BOARD 16-BIT, 250KSPS DIFFER . I.C. - Bulk
EVAL-AD7687CBZ 功能描述:BOARD EVALUATION FOR AD7687 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:PulSAR® 產(chǎn)品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標準):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件