參數(shù)資料
型號: EVAL-AD7661CBZ
廠商: Analog Devices Inc
文件頁數(shù): 16/28頁
文件大?。?/td> 0K
描述: BOARD EVALUATION FOR AD7661
標(biāo)準(zhǔn)包裝: 1
系列: PulSAR®
ADC 的數(shù)量: 1
位數(shù): 16
采樣率(每秒): 100k
數(shù)據(jù)接口: 串行,并聯(lián)
輸入范圍: ±VREF
在以下條件下的電源(標(biāo)準(zhǔn)): 16mW @ 100kSPS
工作溫度: -40°C ~ 85°C
已用 IC / 零件: AD7661
已供物品: 板,CD
相關(guān)產(chǎn)品: AD7661ACPZRL-ND - IC ADC 16BIT W/REF 48-LFCSP
AD7661ASTZ-ND - IC ADC 16BIT W/REF 48-LQFP
AD7661ACPZ-ND - IC ADC 16BIT W/REF 48LFCSP
AD7661ASTZRL-ND - IC ADC 16BIT W/REF 48LQFP
AD7661
Rev. 0 | Page 23 of 28
MASTER SERIAL INTERFACE
Usually, because the AD7661 has a longer acquisition phase
than the conversion phase, the data is read immediately after
conversion. This makes the Master Read After Conversion the
most recommended serial mode when it can be used. In this
mode, it should be noted that unlike in other modes, the BUSY
signal returns LOW after the 16 data bits are pulsed out and not
at the end of the conversion phase, which results in a longer
BUSY width.
Internal Clock
The AD7661 is configured to generate and provide the serial
data clock SCLK when the EXT/INT pin is held LOW. The
AD7661 also generates a SYNC signal to indicate to the host
when the serial data is valid. The serial clock SCLK and the
SYNC signal can be inverted if desired. Depending on the
RDC/SDIN input, the data can be read after each conversion or
during the following conversion. Figure 39 and Figure 40 show
detailed timing diagrams of these two modes.
In the Read During Conversion mode, the serial clock and data
toggle at appropriate instants, which minimizes potential feed-
through between digital activity and critical conversion
decisions
t3
BUSY
SYNC
SCLK
SDOUT
t28
t29
t14
t18
t19
t20
t21
t24
t26
t27
t23
t22
t16
t15
12
3
14
15
16
D15
D14
D2
D1
D0
X
RDC/SDIN = 0
INVSCLK = INVSYNC = 0
t25
t30
03033-0-032
CNVST
CS, RD
EXT/INT = 0
Figure 39. Master Serial Data Timing for Reading (Read after Convert)
EXT/INT = 0
RDC/SDIN = 1
INVSCLK = INVSYNC = 0
t3
t1
t17
t14
t19
t20 t21
t24
t26
t25
t27
t23
t22
t16
t15
D15
D14
D2
D1
D0
X
12
3
14
15
16
t
18
BUSY
SYNC
SCLK
SDOUT
03033-0-033
CNVST
CS, RD
Figure 40. Master Serial Data Timing for Reading (Read Previous Conversion during Convert)
相關(guān)PDF資料
PDF描述
DK-START-5AGXB3NES ARRIA V STARTER KIT
0210391034 CABLE JUMPER 1MM .076M 33POS
MLG1005S75NJ INDUCTOR MULTILAYER 75NH 0402
EVAL-AD7652CBZ BOARD EVALUATION FOR AD7652
EVAL-AD7660CBZ BOARD EVALUATION FOR AD7660
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-AD7661EDZ 功能描述:BOARD EVAL FOR AD7661 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:* 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標(biāo)準(zhǔn)):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件
EVAL-AD7662CB 制造商:AD 制造商全稱:Analog Devices 功能描述:Evaluation Board AD766X/AD767X
EVAL-AD7663CB 制造商:Analog Devices 功能描述:
EVAL-AD7663CBZ 功能描述:BOARD EVALUATION FOR AD7663 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:PulSAR® 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標(biāo)準(zhǔn)):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件
EVAL-AD7663EDZ 制造商:Analog Devices 功能描述:CONVERTER - ADC