- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17039 > EVAL-AD7661CBZ (Analog Devices Inc)BOARD EVALUATION FOR AD7661 PDF資料下載
參數(shù)資料
| 型號： | EVAL-AD7661CBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 18/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVALUATION FOR AD7661 |
| 標準包裝： | 1 |
| 系列： | PulSAR® |
| ADC 的數(shù)量： | 1 |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 100k |
| 數(shù)據(jù)接口： | 串行，并聯(lián) |
| 輸入范圍： | ±VREF |
| 在以下條件下的電源（標準）： | 16mW @ 100kSPS |
| 工作溫度： | -40°C ~ 85°C |
| 已用 IC / 零件： | AD7661 |
| 已供物品： | 板，CD |
| 相關(guān)產(chǎn)品： | AD7661ACPZRL-ND - IC ADC 16BIT W/REF 48-LFCSP AD7661ASTZ-ND - IC ADC 16BIT W/REF 48-LQFP AD7661ACPZ-ND - IC ADC 16BIT W/REF 48LFCSP AD7661ASTZRL-ND - IC ADC 16BIT W/REF 48LQFP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當(dāng)前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
AD7661
Rev. 0 | Page 25 of 28
External Discontinuous Clock Data Read After
Conversion
Though the maximum throughput cannot be achieved using
this mode, it is the most recommended of the serial slave
modes. Figure 41 shows the detailed timing diagrams of this
method. After a conversion is complete, indicated by BUSY
returning LOW, the conversion’s result can be read while both
CS and RD are LOW. Data is shifted out MSB first with 16 clock
pulses and is valid on the rising and falling edges of the clock.
Among the advantages of this method is the fact that
conversion performance is not degraded because there are no
voltage transients on the digital interface during the conversion
process. Another advantage is the ability to read the data at any
speed up to 40 MHz, which accommodates both the slow digital
host interface and the fastest serial reading.
Finally, in this mode only, the AD7661 provides a daisy-chain
feature using the RDC/SDIN pin for cascading multiple con-
verters together. This feature is useful for reducing component
count and wiring connections when desired, as, for instance, in
isolated multiconverter applications.
An example of the concatenation of two devices is shown in
Figure 43. Simultaneous sampling is possible by using a
common CNVST signal. It should be noted that the RDC/SDIN
input is latched on the opposite edge of SCLK of the one used to
shift out the data on SDOUT. Therefore, the MSB of the
“upstream” converter just follows the LSB of the “downstream”
converter on the next SCLK cycle.
SCLK
SDOUT
RDC/SDIN
BUSY
DATA
OUT
AD7661
#1
(DOWNSTREAM)
BUSY
OUT
SCLK
AD7661
#2
(UPSTREAM)
RDC/SDIN
SDOUT
SCLK IN
CNVST IN
03033-0-036
CNVST
CS
CNVST
CS
CS IN
Figure 43. Two AD7661s in a Daisy-Chain Configuration
External Clock Data Read During Conversion
Figure 42 shows the detailed timing diagrams of this method.
During a conversion, while both CS and RD are LOW, the result
of the previous conversion can be read. The data is shifted out
MSB first with 16 clock pulses, and is valid on both the rising
and falling edges of the clock. The 16 bits must be read before
the current conversion is complete; otherwise, RDERROR is
pulsed HIGH and can be used to interrupt the host interface to
prevent incomplete data reading. There is no daisy-chain feature
in this mode and the RDC/SDIN input should always be tied
either HIGH or LOW.
To reduce performance degradation due to digital activity, a fast
discontinuous clock of at least 18 MHz is recommended to
ensure that all the bits are read during the first half of the
conversion phase. It is also possible to begin to read data after
conversion and continue to read the last bits after a new
conversion has been initiated. This allows the use of a slower
clock speed like 14 MHz.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DK-START-5AGXB3NES | ARRIA V STARTER KIT |
| 0210391034 | CABLE JUMPER 1MM .076M 33POS |
| MLG1005S75NJ | INDUCTOR MULTILAYER 75NH 0402 |
| EVAL-AD7652CBZ | BOARD EVALUATION FOR AD7652 |
| EVAL-AD7660CBZ | BOARD EVALUATION FOR AD7660 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD7661EDZ | 功能描述:BOARD EVAL FOR AD7661 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:* 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標準）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD7662CB | 制造商:AD 制造商全稱:Analog Devices 功能描述:Evaluation Board AD766X/AD767X |
| EVAL-AD7663CB | 制造商:Analog Devices 功能描述: |
| EVAL-AD7663CBZ | 功能描述:BOARD EVALUATION FOR AD7663 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:PulSAR® 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標準）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD7663EDZ | 制造商:Analog Devices 功能描述:CONVERTER - ADC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。