- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17039 > EVAL-AD7623CBZ (Analog Devices Inc)BOARD EVALUATION FOR AD7623 PDF資料下載
參數(shù)資料
| 型號： | EVAL-AD7623CBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 13/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVALUATION FOR AD7623 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | PulSAR® |
| ADC 的數(shù)量： | 1 |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 1.33M |
| 數(shù)據(jù)接口： | 串行，并聯(lián) |
| 輸入范圍： | ±VREF |
| 在以下條件下的電源（標(biāo)準(zhǔn)）： | 50mW @ 1.33MSPS |
| 工作溫度： | -40°C ~ 85°C |
| 已用 IC / 零件： | AD7623 |
| 已供物品： | 板 |
| 相關(guān)產(chǎn)品： | AD7623ASTZ-ND - IC ADC 16BIT 1.33MSPS DFF 48LQFP AD7623ACPZ-ND - IC ADC 16BIT 1.33MSPS 48LFCSP AD7623ACPZRL-ND - IC ADC 16BIT 1.33MSPS 48LFCSP AD7623ASTZRL-ND - IC ADC 16BIT 1.33MSPS DFF 48LQFP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
AD7623
Rev. 0 | Page 20 of 28
Power-Up
At power-up, or returning to operational mode from the power-
down mode (PD = high), the AD7623 engages an initialization
process. During this time, the first 128 conversions should be
ignored or the RESET input could be pulsed to engage a faster
initialization process. Refer to the Digital Interface section for
RESET and timing details.
A simple power-on reset circuit, as shown in Figure 23, can be
used to minimize the digital interface. As OVDD powers up, the
capacitor is shorted and brings RESET high; it is then charged,
returning RESET to low. However, this circuit only works when
powering up the AD7623 because the power-down mode
(PD = high) does not power down any of the supplies. As a
result, RESET is low.
POWER DISSIPATION VS. THROUGHPUT
The AD7623 automatically reduces its power consumption at
the end of each conversion phase. During the acquisition phase,
the operating currents are very low, which allows a significant
power savings when the conversion rate is reduced (see Figure 30).
This feature makes the AD7623 ideal for very low power,
battery-operated applications.
It should be noted that the digital interface remains active even
during the acquisition phase. To reduce the operating digital
supply currents even further, drive the digital inputs close to the
power rails (that is, OVDD and OGND).
05574-030
SAMPLING RATE (SPS)
POW
E
R
D
ISSIPA
TION
(
μW)
100
100k
10k
1k
100
1k
10k
100k
1M
10M
PDREF = PDBUF = HIGH
Figure 30. Power Dissipation vs. Sample Rate
CONVERSION CONTROL
The AD7623 is controlled by the CNVST input. A falling edge
on CNVST is all that is necessary to initiate a conversion.
Detailed timing diagrams of the conversion process are shown
in Figure 31. Once initiated, it cannot be restarted or aborted,
even by the power-down input, PD, until the conversion is
complete. The CNVST signal operates independently of CS and
RD signals.
05574-
031
BUSY
MODE
CONVERT
ACQUIRE
CONVERT
CNVST
t1
t2
t4
t3
t5
t6
t7
t8
Figure 31. Basic Conversion Timing
For optimal performance, the rising edge of CNVST should not
occur after the maximum CNVST low time, t1, or until the end
of conversion.
Although CNVST is a digital signal, it should be designed with
special care with fast, clean edges, and levels with minimum
overshoot, undershoot, or ringing.
The CNVST trace should be shielded with ground, and a low
value (such as 50 Ω) serial resistor termination should be added
close to the output of the component that drives this line. Also,
a 60 pF capacitor is recommended to further reduce the effects
of overshoot and undershoot, as shown in Figure 23.
For applications where SNR is critical, the CNVST signal should
have very low jitter. This can be achieved by using a dedicated
oscillator for CNVST generation, or by clocking CNVST with a
high frequency, low jitter clock, as shown in Figure 23.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RMC05DREN-S93 | CONN EDGECARD 10POS .100 EYELET |
| 0210491052 | CABLE JUMPER 1.25MM .030M 35POS |
| N001-025-BL-R | CABLE PATCH CAT5E BLUE 25' |
| EVAL-AD7622CBZ | BOARD EVALUATION FOR AD7622 |
| RBC08DREN-S93 | CONN EDGECARD 16POS .100 EYELET |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD7623EDZ | 功能描述:BOARD EVAL FOR AD7623 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:* 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD7625EDZ | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 Eval Board 16-BIT 5MSPS ADC I.C RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
| EVAL-AD7626EDZ | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 Eval Board 16 Bit 10MSPS DIFF ADC RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
| EVAL-AD7631CBZ | 制造商:Analog Devices 功能描述:EVALUATION BOARD - Boxed Product (Development Kits) |
| EVAL-AD7631EDZ | 功能描述:BOARD EVAL FOR AD7631 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:* 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。