- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17081 > EVAL-AD5780SDZ (Analog Devices Inc)BOARD EVALUATION FOR AD5780 PDF資料下載
參數(shù)資料
| 型號： | EVAL-AD5780SDZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 16/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVALUATION FOR AD5780 |
| 設(shè)計資源： | CN-0200 Circuit |
| 標(biāo)準(zhǔn)包裝： | 1 |
| DAC 的數(shù)量： | 1 |
| 位數(shù)： | 18 |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，QSPI?，和 SPI? |
| 設(shè)置時間： | 2.5µs |
| DAC 型： | 電壓 |
| 工作溫度： | -40°C ~ 125°C |
| 已供物品： | 板，纜線，CD |
| 已用 IC / 零件： | AD5780 |
| 相關(guān)產(chǎn)品： | AD5780ACPZ-ND - IC DAC VOLT OUT 18BIT 24LFCSP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
Data Sheet
AD5780
Rev. E | Page 23 of 28
AD5780 FEATURES
POWER-ON TO 0 V
The AD5780 contains a power-on reset circuit that, as well as
resetting all registers to their default values, controls the output
voltage during power-up. Upon power-on, the DAC is placed in
tristate (its reference inputs are disconnected), and its output is
clamped to AGND through a ~6 k resistor. The DAC remains
in this state until programmed otherwise via the control register.
This is a useful feature in applications where it is important to
know the state of the DAC output while it is in the process of
powering up.
CONFIGURING THE AD5780
After power-on, the AD5780 must be configured to put it into
normal operating mode before programming the output. To
do this, the control register must be programmed. The DAC
is removed from tristate by clearing the DACTRI bit, and the
output clamp is removed by clearing the OPGND bit. At this
point, the output goes to VREFN unless an alternative value is first
programmed to the DAC register.
DAC OUTPUT STATE
The DAC output can be placed in one of three states, controlled
by the DACTRI and OPGND bits of the control register, as
shown in Table 15.
Table 15. Output State Truth Table
DACTRI
OPGND
Output State
0
Normal operating mode.
0
1
Output is clamped via ~6 k to AGND.
1
0
Output is in tristate.
1
Output is clamped via ~6 k to AGND.
OUTPUT AMPLIFIER CONFIGURATION
There are a number of different ways that an output amplifier
can be connected to the AD5780, depending on the voltage
references applied and the desired output voltage span.
Unity-Gain Configuration
Figure 50 shows an output amplifier configured for unity gain.
In this configuration, the output spans from VREFN to VREFP.
A1
6.8k 6.8k
R1
RFB
18-BIT
DAC
VREFN
VREFP
AD5780
AD8675,
ADA4898-1,
ADA4004-1
RFB
INV
VOUT
09649-
051
Figure 50. Output Amplifier in Unity-Gain Configuration
A second unity-gain configuration for the output amplifier is
one that removes an offset from the input bias currents of the
amplifier. It does this by inserting a resistance in the feedback
path of the amplifier that is equal to the output resistance of the
DAC. The DAC output resistance is 3.4 k. By connecting R1
and RFB in parallel, a resistance equal to the DAC resistance is
available on chip. Because the resistors are all on one piece of
silicon, they are temperature coefficient matched. To enable this
mode of operation, the RBUF bit of the control register must be
set to Logic 1. Figure 51 shows how the output amplifier is
connected to the AD5780. In this configuration, the output
amplifier is in unity gain and the output spans from VREFN to
VREFP. This unity-gain configuration allows a capacitor to be
placed in the amplifier feedback path to improve dynamic
performance.
RFB
6.8k
R1
6.8k
10pF
18-BIT
DAC
VREFN
VREFP
AD5780
AD8675,
ADA4898-1,
ADA4004-1
RFB
INV
VOUT
09649-
052
Figure 51. Output Amplifier in Unity Gain with Amplifier Input Bias Current
Compensation
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GEC25DRAS | CONN EDGECARD 50POS R/A .100 SLD |
| V24C5E125BG | CONVERTER MOD DC/DC 5V 125W |
| GBC18DRAS | CONN EDGECARD 36POS R/A .100 SLD |
| HCC10DREN-S13 | CONN EDGECARD 20POS .100 EXTEND |
| V24C5E125BF2 | CONVERTER MOD DC/DC 5V 125W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD5781SDZ | 功能描述:BOARD EVAL FOR AD5781 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| EVAL-AD5790SDZ | 制造商:Analog Devices 功能描述:AD5790 DAC EVALUATION BOARD 制造商:Analog Devices 功能描述:AD5790, DAC, EVALUATION BOARD 制造商:Analog Devices 功能描述:AD5790, DAC, EVALUATION BOARD, Silicon Manufacturer:Analog Devices, Silicon Core 制造商:Analog Devices 功能描述:AD5790, DAC, EVALUATION BOARD, Silicon Manufacturer:Analog Devices, Silicon Core Number:(Not Applicable), Kit Application Type:(Not Available), Application Sub Type:DAC, Features:20-bit Voltage Output DAC, Integrated Precision , RoHS Compliant: Yes |
| EVAL-AD5791SDZ | 功能描述:BOARD EVAL FOR AD5791 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| EVAL-AD5821AEBZ | 功能描述:BOARD EVAL FOR AD5821 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| EVAL-AD5821EBZ | 功能描述:BOARD EVALUATION FOR AD5821 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。