參數(shù)資料
型號： EVAL-AD5522EBDZ
廠商： Analog Devices Inc
文件頁數(shù)： 9/64頁
文件大小： 0K
描述： BOARD EVAL FOR 14X14MM AD5522
標(biāo)準(zhǔn)包裝： 1
主要目的： 測試與測量，參數(shù)測量單元（PMU）
已用 IC / 零件： AD5522
已供物品： 板
Data Sheet
AD5522
Rev. E | Page 17 of 64
Pin No.
Mnemonic
Description
13
GUARDIN2/
DUTGND2
Guard Amplifier Input for Channel 2/DUTGND Input for Channel 2. This dual function pin is configured via the
serial interface. The default function at power-on is GUARDIN2. If this pin is configured as a DUTGND input for
the channel, the input to the guard amplifier is internally connected to MEASVH2. For more information, see
14
GUARD2
Guard Output Drive for Channel 2.
15
FOH2
Force Output for Internal Current Ranges (Channel 2).
16
EXTMEASIL2
Sense Input (Low Sense) for High Current Range (Channel 2).
17
EXTMEASIH2
Sense Input (High Sense) for High Current Range (Channel 2).
18
CCOMP2
Compensation Capacitor Input for Channel 2. See the Compensation Capacitors section.
19
CFF2
External Capacitor for Channel 2. This pin optimizes the stability and settling time performance of the force
amplifier when in force voltage mode. See the Compensation Capacitors section.
21
EXTFOH2
Force Output for High Current Range (Channel 2). Use an external resistor at this pin for current ranges up to
±80 mA. For more information, see the Current Range Selection section.
22, 39, 62,
67, 79
AVSS
Negative Analog Supply Voltage.
23
BUSY
Digital Input/Open-Drain Output. This pin indicates the status of the interface. See the BUSY and LOAD
Functions section for more information.
24
SCLK
Serial Clock Input, Active Falling Edge. Data is clocked into the shift register on the falling edge of SCLK. This
pin operates at clock speeds up to 50 MHz.
25
CPOL0/SCLK
Comparator Output Low (Channel 0) for SPI Interface/Differential Serial Clock Input (Complement) for LVDS
Interface.
26
CPOH0/SDI
Comparator Output High (Channel 0) for SPI Interface/Differential Serial Data Input (Complement) for LVDS
Interface.
27
SDI
Serial Data Input for SPI or LVDS Interface.
28
SYNC
Active Low Frame Synchronization Input for SPI or LVDS Interface.
29
CPOL1/SYNC
Comparator Output Low (Channel 1) for SPI Interface/Differential SYNC Input for LVDS Interface.
30
DGND
Digital Ground Reference Point.
31
CPOH1/SDO
Comparator Output High (Channel 1) for SPI Interface/Differential Serial Data Output (Complement) for LVDS
Interface.
32
SDO
Serial Data Output for SPI or LVDS Interface. This pin can be used for data readback and diagnostic purposes.
33
LOAD
Logic Input (Active Low). This pin synchronizes updates within one device or across a group of devices. If
synchronization is not required, LOAD can be tied low; in this case, DAC channels and PMU modes are updated
immediately after BUSY goes high. See the BUSY and LOAD Functions section for more information.
34
DVCC
Digital Supply Voltage.
35
CPOL2/CPO0
Comparator Output Low (Channel 2) for SPI Interface/Comparator Output Window (Channel 0) for LVDS
Interface.
36
CPOH2/CPO1
Comparator Output High (Channel 2) for SPI Interface/Comparator Output Window (Channel 1) for LVDS
Interface.
37
CPOL3/CPO2
Comparator Output Low (Channel 3) for SPI Interface/Comparator Output Window (Channel 2) for LVDS
Interface.
38
CPOH3/CPO3
Comparator Output High (Channel 3) for SPI Interface/Comparator Output Window (Channel 3) for LVDS
Interface.
40
EXTFOH3
Force Output for High Current Range (Channel 3). Use an external resistor at this pin for current ranges up to
±80 mA. For more information, see the Current Range Selection section.
42
CFF3
External Capacitor for Channel 3. This pin optimizes the stability and settling time performance of the force
amplifier when in force voltage mode. See the Compensation Capacitors section.
43
CCOMP3
Compensation Capacitor Input for Channel 3. See the Compensation Capacitors section.
44
EXTMEASIH3
Sense Input (High Sense) for High Current Range (Channel 3).
45
EXTMEASIL3
Sense Input (Low Sense) for High Current Range (Channel 3).
46
FOH3
Force Output for Internal Current Ranges (Channel 3).
47
GUARD3
Guard Output Drive for Channel 3.
48
GUARDIN3/
DUTGND3
Guard Amplifier Input for Channel 3/DUTGND Input for Channel 3. This dual function pin is configured via the
serial interface. The default function at power-on is GUARDIN3. If this pin is configured as a DUTGND input for
the channel, the input to the guard amplifier is internally connected to MEASVH3. For more information, see
相關(guān)PDF資料
PDF描述
EVAL-AD5520EBZ BOARD EVAL FOR AD5520
MAX6198AESA+T IC VREF SERIES PREC 4.096V 8SOIC
QPI-5-EVAL1 EVALUATION BOARD FOR QPI-5
H6MMH-4006M DIP CABLE - HDM40H/AE40M/HDM40H
QPO-2-EVAL1 EVALUATION BOARD FOR QPO-2
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-AD5522EBUZ 功能描述:BOARD EVAL FOR 12X12MM AD5522 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081
EVAL-AD5532EB 制造商:AD 制造商全稱:Analog Devices 功能描述:32-Channel Infinite Sample-and-Hold
EVAL-AD5532EBZ 功能描述:BOARD EVAL FOR AD5532 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
EVAL-AD5532HSEBZ 功能描述:BOARD EVAL FOR AD5532HS RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
EVAL-AD5533EB 制造商:AD 制造商全稱:Analog Devices 功能描述:32-Channel Precision Infinite Sample-and-Hold
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*