- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17079 > EVAL-AD5421SDZ (Analog Devices Inc)BOARD EVAL FOR AD5421 PDF資料下載
參數(shù)資料
| 型號： | EVAL-AD5421SDZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 17/36頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR AD5421 |
| 標準包裝： | 1 |
| DAC 的數(shù)量： | 1 |
| 位數(shù)： | 16 |
| 數(shù)據(jù)接口： | 串行，SPI? |
| 設置時間： | 50µs |
| DAC 型： | 電壓 |
| 工作溫度： | -40°C ~ 105°C |
| 已供物品： | 板 |
| 已用 IC / 零件： | AD5421 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
AD5421
Data Sheet
Rev. G | Page 24 of 36
POWER-ON DEFAULT
The AD5421 powers on with all registers loaded with their default
values and with the loop current in the alarm state set to 3.2 mA
or 22.8 mA/24 mA (depending on the state of the ALARM_
CURRENT_DIRECTION pin and the selected range). The
AD5421 remains in this state until it is programmed with new
values. The SPI watchdog timer is enabled by default with a
timeout period of 1 sec. If there is no communication with the
AD5421 within 1 sec of power-on, the FAULT pin is set.
Table 11.
Range
ALARM_CURRENT_
DIRECTION
Power-On Loop
Current (mA)
4 mA to 20 mA
0
3.2
4 mA to 20 mA
1
22.8
3.8 mA to 21 mA
0
3.2
3.8 mA to 21 mA
1
22.8
3.2 mA to 24 mA
0
3.2
3.2 mA to 24 mA
1
24
HART COMMUNICATIONS
The AD5421 can be interfaced to a Highway Addressable
Remote Transducer (HART) modem to enable HART digital
communications over the 2-wire loop connection. Figure 47
shows how the modem frequency shift keying (FSK) output is
connected to the AD5421.
09128-
054
RL
200k
LOOP–
DRIVE
COM
CIN
REGIN
VLOOP
AD5421
HART_OUT
HART_IN
HART
MODEM
CHART
CSLEW
Figure 47. Connecting a HART Modem to the AD5421
To achieve a 1 mA p-p FSK current signal on the loop, the voltage
at the CIN pin must be 111 mV p-p. Assuming a 500 mV p-p
output from the HART modem, this means that the signal must
be attenuated by a factor of 4.5. The following equation can be
used to calculate the values of the CHART and CSLEW capacitors.
HART
SLEW
HART
C
+
=
5
.
4
From this equation, the ratio of CHART to CSLEW is 1 to 3.5. This
ratio of the capacitor values sets the amplitude of the HART
FSK signal on the loop. The absolute values of the capacitors set
the response time of the loop current, as well as the bandwidth
presented to the HART signal connected at the CIN pin. The
bandwidth must pass frequencies from 500 Hz to 10 kHz. The
two capacitors and the internal impedance, RDAC, form a high-
pass filter. The 3 dB frequency of this high-pass filter should be
less than 500 Hz and can be calculated as follows:
(
)
SLEW
HART
DAC
dB
C
R
f
+
×
π
×
=
2
1
3
To achieve a 500 Hz high-pass 3 dB frequency cutoff, the com-
bined values of CHART and CSLEW should be 21 nF. To ensure the
correct HART signal amplitude on the current loop, the final
values for the capacitors are CHART = 4.7 nF and CSLEW = 16.3 nF.
Output Noise During Silence and Analog Rate of Change
The AD5421 has a direct influence on two important specifi-
cations relating to the HART communications protocol: output
noise during silence and analog rate of change. Figure 25 shows
the measurement of the AD5421 output noise in the HART
extended bandwidth; the noise measurement is 0.2 mV rms,
within the required 2.2 mV rms value.
To meet the analog rate of change specification, the rate of
change of the 4 mA to 20 mA current must be slow enough so
that it does not interfere with the HART digital signaling. This
is determined by forcing a full-scale loop current change
through a 500 load resistor and applying the resulting voltage
signal to the HART digital filter (HCF_TOOL-31). The peak
amplitude of the signal at the filter output must be less than
150 mV. To achieve this, the rate of change of the loop current
must be restricted to less than approximately 1.3 mA/ms.
The output of the AD5421 naturally slews at approximately
880 mA/ms, a rate that is far too great to comply with the
HART specifications. To reduce the slew rate, a capacitor can be
Current Slew Rate Control section. To reduce the slew rate
enough so that the HART specification is met, a capacitor value
in the region of 4.7 F is required, resulting in a full-scale transition
time of 500 ms. Many applications regard this time as too slow,
in which case the slew rate needs to be digitally controlled by
writing a sequence of codes to the DAC register so that the
output response follows the desired curve.
相關PDF資料 |
PDF描述 |
|---|---|
| NR6028T150M | INDUCTOR 15UH 1.8A 20% SMD |
| SC53LC-6R8 | INDUCTOR SMD 6.8UH 1.51A 100KHZ |
| V48C2E50BL3 | CONVERTER MOD DC/DC 2V 50W |
| 0210490844 | CABLE JUMPER 1.25MM .178M 15POS |
| GBC05DREI-S734 | CONN EDGECARD 10POS .100 EYELET |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD5422EBZ | 功能描述:BOARD EVAL FOR AD5422 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| EVAL-AD5422LFEBZ | 功能描述:BOARD EVAL FOR AD5422LFEBZ RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:* 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| EVAL-AD5424EB | 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk 制造商:Rochester Electronics LLC 功能描述: |
| EVAL-AD5424EBZ | 功能描述:BOARD EVALUATION FOR AD5424 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| EVAL-AD5425EB | 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。