參數(shù)資料
型號： EVAL-AD5380EBZ
廠商： Analog Devices Inc
文件頁數(shù)： 18/40頁
文件大?。?/td> 0K
描述： BOARD EVAL FOR AD5380
產(chǎn)品培訓(xùn)模塊： DAC Architectures
標(biāo)準(zhǔn)包裝： 1
DAC 的數(shù)量： 40
位數(shù)： 14
采樣率（每秒）： 125k
數(shù)據(jù)接口： DSP，I²C，MICROWIRE?，并行，QSPI?，SPI?
設(shè)置時(shí)間： 8µs
DAC 型： 電壓
工作溫度： -40°C ~ 85°C
已供物品： 板，CD
已用 IC / 零件： AD5380
Data Sheet
AD5380
Rev. C | Page 25 of 40
HARDWARE FUNCTIONS
RESET FUNCTION
Bringing the RESET line low resets the contents of all internal
registers to their power-on reset state. Reset is a negative edge-
sensitive input. The default corresponds to m at full scale and to
c at zero scale. The contents of the DAC registers are cleared,
setting VOUT0 to VOUT39 to 0 V. The hardware reset
activation time takes 270 s. The falling edge of RESET initiates
the reset process; BUSY goes low for the duration, returning
high when RESET is complete. While BUSY is low, all interfaces
are disabled and all LDAC pulses are ignored. When BUSY
returns high, the part resumes normal operation and the status
of the RESET pin is ignored until the next falling edge is
detected.
ASYNCHRONOUS CLEAR FUNCTION
Bringing the CLR line low clears the contents of the DAC
registers to the data contained in the user configurable CLR
register and sets VOUT0 to VOUT9 accordingly. This func-
tion can be used in system calibration to load zero scale and
full scale to all channels. The execution time for a CLR is 35 s.
BUSY AND LDAC FUNCTIONS
BUSY is a digital CMOS output that indicates the status of the
AD5380. The value of x2, the internal data loaded to the DAC
data register, is calculated each time the user writes new data to
the corresponding x1, c, or m registers. During the calculation
of x2, the BUSY output goes low. While BUSY is low, the user
can continue writing new data to the x1, m, or c registers, but
no DAC output updates can take place. The DAC outputs are
updated by taking the LDAC input low. If LDAC goes low while
BUSY is active, the LDAC event is stored and the DAC outputs
update immediately after BUSY goes high. The user may hold
the LDAC input permanently low, in which case the DAC
outputs update immediately after BUSY goes high. BUSY also
goes low during power-on reset and when a falling edge is
also detected on the RESET pin. During this time, all interfaces
are disabled and any events on LDAC are ignored. The AD5380
contains an extra feature whereby a DAC register is not up-
dated unless its x2 register has been written to since the last
time LDAC was brought low. Normally, when LDAC is brought
low, the DAC registers are filled with the contents of the x2
registers. However, the AD5380 will only update the DAC
register if the x2 data has changed, thereby removing
unnecessary digital crosstalk.
FIFO OPERATION IN PARALLEL MODE
The AD5380 contains a FIFO to optimize operation when
operating in parallel interface mode. The FIFO Enable (level
sensitive, active high) is used to enable the internal FIFO. When
connected to DVDD, the internal FIFO is enabled allowing the
user to write to the device at full speed. FIFO is only available in
parallel interface mode. The status of the FIFO EN pin is sam-
pled on power-up, and after a CLR or RESET, to determine if
the FIFO is enabled. In either serial or I2C interface modes,
FIFO EN should be tied low. Up to 128 successive instructions
can be written to the FIFO at maximum speed in parallel mode.
When the FIFO is full, any further writes to the device are
ignored. Figure 29 shows a comparison between FIFO mode
and non-FIFO mode in terms of channel update time. Figure 29
also outlines digital loading time.
NUMBER OF WRITES
TIME
(
s
)
1
4
7
10
13
16
19
22
25
28
31
34
37
0
10
5
15
25
20
40
WITHOUT FIFO
(CHANNEL UPDATE TIME)
WITH FIFO
(CHANNEL UPDATE TIME)
WITH FIFO
(DIGITAL LOADING TIME)
03731-029
Figure 29. Channel Update Rate (FIFO vs. NON-FIFO)
POWER-ON RESET
The AD5380 contains a power-on reset generator and state
machine. The power-on reset resets all registers to a predefined
state and configures the analog outputs as high impedance. The
BUSY pin goes low during the power-on reset sequencing,
preventing data writes to the device.
POWER-DOWN
The AD5380 contains a global power-down feature that puts all
channels into a low power mode and reduces the analog power
consumption to 2 A max and digital power consumption to
20 A max. In power-down mode, the output amplifier can be
configured as a high impedance output or provide a 100 k
load to ground. The contents of all internal registers are re-
tained in power-down mode. When exiting power-down, the
settling time of the amplifier will elapse before the outputs settle
to their correct values.
相關(guān)PDF資料
PDF描述
RSM06DTKN CONN EDGECARD 12POS DIP .156 SLD
REF195GSZ-REEL7 IC VREF SERIES PREC 5V 8-SOIC
EVAL-AD5764EBZ BOARD EVAL FOR AD5764
RSM06DTKH CONN EDGECARD 12POS DIP .156 SLD
REF192GSZ-REEL7 IC VREF SERIES PREC 2.5V 8-SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-AD5381EB 制造商:Analog Devices 功能描述:EVAL KIT FOR 40-CH, 3V/5 V, SGL-SUPPLY, 12-BIT, VOLT OUTPUT - Bulk 制造商:Rochester Electronics LLC 功能描述:
EVAL-AD5382EB 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk 制造商:Rochester Electronics LLC 功能描述:
EVAL-AD5382EBZ 功能描述:BOARD EVAL FOR AD5382 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時(shí)間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
EVAL-AD5383EB 制造商:Analog Devices 功能描述:EVAL KIT FOR 32CH, 3V/5 V, SGL-SUPPLY, 12-BIT, VOLT OUTPUT D - Bulk 制造商:Rochester Electronics LLC 功能描述:
EVAL-AD5390EB 制造商:Analog Devices 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*