參數(shù)資料
型號(hào)： EVAL-AD1940AZ
廠商： Analog Devices Inc
文件頁數(shù)： 22/36頁
文件大?。?/td> 0K
描述： BOARD EVAL AD1940 SIGMADSP
標(biāo)準(zhǔn)包裝： 1
系列： SigmaDSP®
主要目的： 音頻，音頻處理
嵌入式： 是，DSP
已用 IC / 零件： AD1940
主要屬性： 單芯片多通道 28/56 位音頻 DSP
次要屬性： 均衡，交叉，低音增強(qiáng)，多頻帶動(dòng)態(tài)處理，延遲等
已供物品： 板
AD1940/AD1941
Rev. B | Page 29 of
36
Table 38. Serial Output Control Register 1
(Channels 0–7) (2644)
Bits
Function
15
Dither enable
0 = Diabled
1 = Enabled
14
Internally link TDM streams into single,
16-channel stream
0 = Indepenent
1 = Linked
13
LRCLK polarity
0 = Frame begins on falling edge
1 = Frame begins on rising edge
12
BCLK polarity
0 = Data changes on falling edge
1 = Data changes on rising edge
11
Master/Slave
0 = Slave
1 = Master
10:9
BCLK frequency (master mode only)
00 = core_clock/24
01 = core_clock/12
10 = core_clock/6
11 = core_clock/3
8:7
Frame sync frequency (master mode only)
00 = core_clock/1536
01 = core_clock/768
10 = core_clock/384
6
Frame sync type
0 = LRCLK
1 = Pulse
5
Serial output/TDM mode control
0 = 8 Serial data outputs
1 = Enable TDM (8- or 16-channel) on
SDATA_OUT0
4:2
MSB position
000 = Delay by 1
001 = Delay by 0
010 = Delay by 8
011 = Delay by 12
100 = Delay by 16
101 Reserved
111 Reserved
1:0
Output word length, Channels 0–7
00 = 24 bits
01 = 20 bits
10 = 16 bits
11 = Reserved
Table 39. Serial Output Control Register 2
(Channels 8–15) (2645)
Bits
Function
15
Dither enable
0 = Disabled
1 = Enabled
14
Data capture serial out enable
(Uses SDATA_OUT7)
0 = Disable
1 = Enable
13
LRCLK polarity
0 = Frame begins on falling edge
1 = Frame begins on rising edge
12
BCLK polarity
0 = Data changes on falling edge
1 = Data changes on rising edge
11
Master/Slave
0 = Slave
1 = Master
10:9
BCLK frequency (master mode only)
00 = core_clock/24
01 = core_clock/12
10 = core_clock/6
11 = core_clock/3
8:7
Frame sync frequency (master mode only)
00 = core_clock/1536
01 = core_clock/768
10 = core_clock/384
6
Frame sync type
0 = LRCLK
1 = Pulse
5
Serial output/TDM mode control
0 = 8 serial data outputs
1 = Enable TDM on SDATA_OUT4 (8-channel)
or SDATA_OUT0 (16-channel)
4:2
MSB position
000 = Delay by 1
001 = Delay by 0
010 = Delay by 8
011 = Delay by 12
100 = Delay by 16
101 Reserved
111 Reserved
1:0
Output word length, Channels 8–15
00 = 24 bits
01 = 20 bits
10 = 16 bits
11 = Reserved
相關(guān)PDF資料
PDF描述
6278128-6 MT-RJ/MT-RJ 6M1 C/A
1-1906054-0 CA 2MM OFNR 62.5/125,LC SEC GRE
M3DRK-1006J IDC CABLE - MKR10K/MC10G/MPR10K
VE-20J-EX CONVERTER MOD DC/DC 36V 75W
RNF-100-1-GY-SP HEAT SHRINK TUBING
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-AD1940EB 制造商:Analog Devices 功能描述:DEV TOOLS, SIGMADSPTM MULTICH 28BIT AUD PROCESSOR - Bulk
EVAL-AD1940MINIB 制造商:Analog Devices 功能描述:SIGMADSP EVAL BD - Bulk 制造商:Rochester Electronics LLC 功能描述:
EVAL-AD1940MINIBZ 功能描述:BOARD EVAL AD1940 MINI SIGMADSP RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:SigmaDSP® 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理，熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板，CD，電源
EVAL-AD1941EB 制造商:Analog Devices 功能描述:EVAL BD SIGMADSPMULTICHANAUDIO PROCESSOR - Bulk
EVAL-AD1953EB 制造商:Analog Devices 功能描述:EVAL BRD FOR 3 CH 24 BIT SIG-PROCESS DAC - Bulk 制造商:Analog Devices 功能描述:EVALUATION KIT ((NS))
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*