- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16561 > EV-ADF4360-0EB1Z (Analog Devices Inc)BOARD EVAL FOR ADF4360-0 PDF資料下載
參數(shù)資料
| 型號(hào)： | EV-ADF4360-0EB1Z |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 14/24頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR ADF4360-0 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 主要目的： | 計(jì)時(shí)，頻率合成器 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | ADF4360-0 |
| 主要屬性： | 帶 VCO 的單路整數(shù)-N PLL |
| 次要屬性： | 2.5GHz，200kHz PFD |
| 已供物品： | 板，纜線，CD |
Data Sheet
ADF4360-0
Rev. C | Page 21 of 24
PCB DESIGN GUIDELINES FOR CHIP SCALE PACKAGE
The leads on the chip scale package (CP-24) are rectangular.
The printed circuit board pad for these should be 0.1 mm long-
er than the package lead length and 0.05 mm wider than the
package lead width. The lead should be centered on the pad to
ensure that the solder joint size is maximized.
The bottom of the chip scale package has a central thermal pad.
The thermal pad on the printed circuit board should be at least
as large as this exposed pad. On the printed circuit board, there
should be a clearance of at least 0.25 mm between the thermal
pad and the inner edges of the pad pattern to ensure that short-
ing is avoided.
Thermal vias may be used on the printed circuit board thermal
pad to improve thermal performance of the package. If vias are
used, they should be incorporated in the thermal pad at a
1.2 mm pitch grid. The via diameter should be between 0.3 mm
and 0.33 mm, and the via barrel should be plated with 1 ounce
of copper to plug the via.
The user should connect the printed circuit thermal pad to
AGND. This is internally connected to AGND.
OUTPUT MATCHING
There are a number of ways to match the output of the
ADF4360-0 for optimum operation; the most basic is to use a
50 resistor to VVCO. A dc bypass capacitor of 100 pF is con-
nected in series, as shown in Figure 20. Because the resistor is
not frequency dependent, this provides a good broadband
match. The output power in this circuit typically gives 6.5
dBm output power into a 50 load.
100pF
04644-024
RFOUT
VVCO
50
51
Figure 20. Simple ADF4360-1 Output Stage
A better solution is to use a shunt inductor (acting as an RF
choke) to VVCO. This gives a better match than a resistor and,
therefore, more output power. Additionally, a series inductor is
added after the dc bypass capacitor to provide a resonant LC
circuit. This tunes the oscillator output and provides approxi-
mately 10 dB additional rejection of the second harmonic. The
shunt inductor needs to be a relatively low value (<10 nH).
Experiments have shown that the circuit shown in Figure 21
provides an excellent match to 50 over the operating range of
the ADF4360-0. This gives approximately 4 dBm output power
across the frequency range of the ADF4360-0. Both single-ended
architectures can be examined using the EV-ADF4360-0EB1Z
evaluation board.
3.9nH
47nH
1.5pF
04644-025
RFOUT
VVCO
50
Figure 21. Differential ADF4360-0 Output Stage
If the user does not need the differential outputs available on
the ADF4360-0, the user may either terminate the unused out-
put or combine both outputs using a balun. The circuit in Figure 22
shows how best to combine the outputs.
1nH
3.6nH
47nH
3.6nH
1.5pF
10pF
1.5pF
50
1nH
RFOUTA
VVCO
RFOUTB
04644-026
Figure 22. Balun for Combining ADF4360-0 RF Outputs
The circuit in Figure 22 is a lumped-lattice-type LC balun. It is
designed for a center frequency of 2.6 GHz and outputs 1 dBm
at this frequency. The series 1 nH inductor is used to tune out
any parasitic capacitance due to the board layout from each
input, and the remainder of the circuit is used to shift the
output of one RF input by +90° and the second by 90°, thus
combining the two. The action of the 3.6 nH inductor and the
1.5 pF capacitor accomplishes this. The 12 nH is used to pro-
vide an RF choke to feed the supply voltage, and the 10 pF ca-
pacitor provides the necessary dc block. To ensure good RF
performance, the circuits in Figure 20 and Figure 22 are imple-
mented with Coilcraft 0402/0603 inductors and AVX 0402 thin-
film capacitors.
Alternatively, instead of the LC balun shown in Figure 22, both
outputs may be combined using a 180° rat-race coupler.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| H3DKH-2618M | IDC CABLE - HKR26H/AE26M/HPK26H |
| M3TTK-1020K | IDC CABLE - MSD10K/MC10F/MSD10K |
| AK669-30-R | CABLE USB V1.1 EXTENSION 3M |
| REC5-2415DRWZ/H6/C | CONV DC/DC 5W 9-36VIN +/-15VOUT |
| EV-ADF4360-1EB1Z | BOARD EVAL FOR ADF4360-1 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EV-ADF4360-1EB1Z | 功能描述:BOARD EVAL FOR ADF4360-1 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
| EV-ADF4360-2EB1Z | 功能描述:時(shí)鐘和定時(shí)器開發(fā)工具 Evaluation Board I.C. RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Modules 類型:Clock Conditioners 工具用于評(píng)估:LMK04100B 頻率:122.8 MHz 工作電源電壓:3.3 V |
| EV-ADF4360-3EB1Z | 功能描述:BOARD EVAL FOR ADF4360-3 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
| EV-ADF4360-4EB1Z | 功能描述:BOARD EVAL FOR ADF4360-4 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理，熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板，CD，電源 |
| EV-ADF4360-5EB1Z | 功能描述:時(shí)鐘和定時(shí)器開發(fā)工具 Evaluation Board I.C. RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Modules 類型:Clock Conditioners 工具用于評(píng)估:LMK04100B 頻率:122.8 MHz 工作電源電壓:3.3 V |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。